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wABSTRACT
This contract was initiated to develop an engineerin 9 model of a Relia-
ble, Low-Power, Thin-Film Spacecraft Memory for the NASA Goddard Space Flight
Center. This development was performed under contract number NAS5-3171.
The general characteristics of the memory developed under this contract
and projected characteristics of prototypes qualified for satellite and other
aerospace applications are given below.
Summary of Engineering Model Characteristics
Memory element
Storage capacity
Speed
Operating mode
Normal input d-c voltage
Total input power at +25°C
Operating Temperature Range
Input Data and Output Data
Magnetic, thin-film, plated-wire
90,304 bits
lO0-kilocycle, serial bit rate
Nondestructive readout, serially addressed
buffer memory
+28 volts, +5.5 volts, and -4.5 volts
Standby: 0.182 watt including 0.094 watt
of loss in d-c to d-c inverter
Readout: 100 kilocycles continuous 0.434
watt, including 0.134 watt of loss in d-c
to d-c inverter
Write: 100 kilocycles continuous 0.546
watt, including 0.167 watt of loss in d-c
to d-c inverter
-20°C to +50°C
Serial NRZ bits
binary 0 0 volts to +0.5 volt
binary 1 5 volts to +6 volts
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Possible Physical Characteristics
for
Flight Prototypes
lO0,O00-bit buffer memory
lO0-kilocycle serial bit
rate
145 cubic inches
4 pounds
0.4 watt
2,800,O00-bit buffer memory
500-kilocycle serial bit
rate
624 cubic inches
45 pounds
1.5 watts
8192-word, 10 bits/word,
random access,
lO-kilocycle word rate
8192-word, 20 bits/word,
random access,
one-megacycle word rate
145 cubic inches
3.8 pounds
0.4 watt
300 cubic inches
10 pounds
15 watts
The estimated volumes and weights for the prototypes are based on the
same low-power, discrete-component cordwood circuits used in the engineering
model. These numbers can be reduced by the use of thin-film and integrated
circuits. At the present time, integrated circuits require more power than
the discrete-component or thin-film circuits. Rapid advances in the semi-
conductor technology probably will eliminate this one disadvantage of inte-
grated circuits for satellite applications.
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FOREWORD
This is the final report on work performed under contract NAS5-3171.
This contract with the UNIVAC Division of Sperry Rand Corporation was initi-
ated by Mr. R. Muller, the NASA Goddard Space Flight Center Technical Officer
for this contract. The work was performed at the UNIVAC Engineering Center,
Blue Bell, Pa., under the supervision of Mr. G. Fedde, who was the project
engineer and Supervisor of the Advanced Memory Development Laboratory. Mr.
T. H. Bonn, Engineerin 9 Manager of the Advanced Components and Circuits Sec-
tion was responsible for the general management of the contract. Messrs.
C. Chong, G. Guttroff, C. Nelson, D. Hanson, F. Hanson, E. Schwartz, and
R. Mosenkis, who were engineers in the Advanced Memory Development Labora-
tory, and G. Reid, A. Schultz, and J. Mueller, who were engineers in the
Electronic Components Packaging and Connections Laboratory, worked directly
on the project along with many others who made valuable contributions.
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SECTION 1
INTRODUCTION
The design goals of this contract were to develop a reliable thin-film
spacecraft memory with a total power consumption of 133 milliwatts. The de-
sign requirement was for a power consumption of less than one watt. The
engineering model of the memory developed under this contract has 98,304
bits of storage capacity and operates at any bit serial information rate up
to 100 kilocycles.
The design approach chosen to achieve the low-power goals was based on
the use of magnetic thin-film plated-wire memory elements. These elements
were chosen for their small size, nondestructive readout capability, and
very fast switching speed. The nondestructive readout permits as many read-
outs of the stored information as desired without the need for additional
power which would be required to regenerate information in a destructive
readout memory. The very fast switching speed permits an extremely low duty
factor in the drive circuits. The very small size of the memory element re-
duces the voltage requirement for the drive source and thereby minimizes
power consumption.
Discrete components were used in the memory circuit design because they
bl_l_ during ,h_ development, program and alsoprovided maximum design flexi =''*'" _.._
permitted lower power circuit designs than would have been possible with in-
tegrated circuits at that time. Many of the circuits were designed with
complementary NPN and PNP transistors connected such that no standby power
is used when the circuits are not operated.
Power consumption in the memory system was also minimized during design
by handling bits in parallel within the memory. Although the external inter-
face with the memory is bit serial, internal reading and writing operations
are in a 16-bit parallel mode. The 16-bit parallel mode was carefully chosen
to give the minimum power consumption based upon the sense amplifier standby
power and the word-drive-circuit pulse power.
The completed memory requires a standby power of 0.182 watt, which in-
cludes 0.094 watt of losses in the d-c to d-c inverter. Continuous lO0-
kilocycle reading requires 0.434 watt, which includes 0.134 watt of losses
in the d-c to d-c inverter. There is a 94-percent calculated probability
that the memory system will retain 95 percent of its memory capacity in good
operating condition for one year. The calculated probability that the memory
will retain lO0 percent of its capacity is 90.22 percent for one year. These
calculations are based on the component failure rates given in Section 2 of
this report. These calculations did not include a reliability figure for
the memory element because statistically valid reliability figures for the
element are not available; but a comparison of the elements used with simi-
lar magnetic memory elements makes it very reasonable to expect that thin-
film plated-wire elements will be as reliable as ferrite memory cores.
Section 2 of this report gives the details of the memory system design,
reliability calculations, the operation of the memory element, the organiza-
tion of the memory, and the component derating factors that were used in the
circuit designs. Section 3 contains detailed reports of the worst-case cir-
cuit designs for each of the circuits used in this memory system. Section
4 describes the packaging and explains the techniques that were rejected as
well as those that were finally used in the construction of the engineering
model. Section 5 gives the detailed results of the acceptance tests held at
the UNIVAC Engineering Center on May 27, 1954, and the results of many sys-
tems tests to determine the operating margins. Section 5 offers conclusions
and recommendations for future development work. The appendices contain all
of the detailed logic diagrams, schematics, parts list, and memory layout
diagrams.
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SECTION 2
MEMORY SYSTEM ORGANIZATION
2. I. THE PLATED-WIRE MEMORY ELEMENT
The memory element consists of a wire substrate which is made of
beryllium-copper drawn to a O.OOS-mil diameter and which is electroplated
with a magnetic thin film. The magnetic film is the same 81-percent nickel,
19-percent iron alloy widely used in planar thin-film memory elements. The
coating is continuous and is plated in the presence of a circumferential
magnetic field that establishes a magnetic anisotropy axis, or preferred
magnetization direction, circumferentially around the wire. Figure 1 is a
simplified diagram of the plating apparatus and the electrical test that
provides control of the process. The magnetic material is electroplated on
a continuously moving wire in room environment. The continuously moving
wire is electrically tested with a complete operating memory pulse program.
( XJ,/ _ POLISHING PLATING CUTTING
(_t _/_ PLL.L ATING (_t i TEST__ z2,-,2
Figure 1. Wire Plater and Tester
The manner in which information is stored on the wire and the details
of the read and write operations are shown in Figures 2 and 3.
Information is stored according to the sense of the circumferential
magnetization in the portion of the plated wire enveloped by the word
3
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Figure 2. Information Storage on Plated Wire
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Figure 3. Read and Write Operations
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strapmclockwise magnetization represents a stored 1; counterclockwise mag-
netization represents a stored O. To read the stored information, a word
current is applied to the word strap which envelops the plated wire at right
angles. The word current produces a word field along the axis of the wire.
This word field tilts the magnetization vector from its circumferential rest
position towards the axis of the wire. The resulting flux change causes a
voltage change (sensed at the ends of the plated wire) of one polarity for
a stored 1 and of the opposite polarity for a stored O. The amplitude of
the word current is controlled so that when the current is turned off the
magnetization vector returns to its original rest position under the influ-
ence of the anisotropy and demagnetizing fields; thus, the readout is non-
destructive.
Information is written into the wire by the coincidence of the word and
steering bit currents through the plated wire. When the bit current flows
in one direction, the magnetization vector is so steered that when the bit
and word currents are released the vector is in the 1 rest position; when
the current flows in the other direction, the vector is in the 0 position.
Typical operating parameters of the plated wire are as follows:
Word-strap width:
Word current:
Bit currents:
Output voltage:
Switching time:
35 mils
740 milliamperes ±5 percent
35 milliamperes ±15 percent
±10 millivolts
g60 nanoseconds (depending upon word-
current rise time)
I
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2.1.L PARAMETER VARIATION
Techniques which improve allowable parameter variation in the plated-
wire memory array have been incorporated into the design. By using a double-
pulse write technique, an increase in parameter variation is obtained.
If a given storage location has been written 50 times in succession with
a 1 then the readout of the first 0 written following the l's will be 10 to
20 percent lower than if only O's had been written. This is referred to as
history sensitivity and is present in all memory elements in various degrees.
This effect is harmful in that it reduces the allowable variations of other
5
parameters. Figure 4 shows the presently used technique, which eliminates
this history by using a double-pulse write technique. Regardless of the
information pattern, every storage location is written with an alternate 1
and 0 pattern. The disadvantage is the extra power required. Further tests
have indicated that this technique increases the plated-wire resistance to
destructive readout. The drive current amplitude at which destructive read-
out occurs sets the upper limit on the word drive current. The upper limit
was increased by seven percent using this technique because a much shorter
word readout current can be used.
TIME
WORD
READOUT
CURRENT
IW
INFORMATION
(BIT) WRITE
CURRENT
WORD
READOUT
CURRENT iw
INFORMATION
(BIT) WRITE
CURRENT
265-55
I
I
I
I
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1
b. Double Pulse Write Technique
Figure 4. Pulse Technique to Improve
Plated-Wire Performance
2.2. MEMORYSYSTEM ORGANIZATION
The memory model can store 98,304 bits of information. Bits are pre-
sented to the memory in one-bit serial fashion. There is no lower limit to
the bit rate; the upper limit is 100 kilocycles.
The memory storage elements are contained in a word organized array.
The array contains 256 word locations with 192 bits per word. Each word is
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logically subdivided into 12 groups of 16 bits each. The 255 word locations
on each side of the array are accessed by means of a 32-by-16 word-selection
matrix. Thus, there are 32 x 16 x 12 x 16 = 98,304 unique memory locations.
The general organization of the memory is shown in Figure 5. This organiza-
tion was used to minimize the power requirement of the memory. Figure 6 is
a graph showing the relationship between the power consumption and the num-
ber of bits processed in parallel (B). This number is 16 for the memory
which was constructed. As can be seen in this graph, the minimum power oc-
curs when B is equal to 30. However, this choice of B equal to 16 requires
fewer semiconductors, as will be seen in Figure 7.
Each sense amplifier and associated information register and bit driver
consumes a total power of 0.0035 watt. For a given lO0-kilocycle information
rate, the number of times that the relatively high power word drive circuits
must be energized is inversely proportional to B. The pulse energy for this
system is approximately 9.384 x 10 -4 watt-seconds per cycle.
Figure 7 shows a graph of the number of semiconductors as a function of
the number of bits processed in parallel for the total capacity of 98,304.
The parameter P in this figure is the number of words on a word line and is
12 for the memory. The choice of B equal to 16 and P equal 12 was a compro-
mise between the conflicting goals of minimum power consumption and a mini-
mum number of semiconductors.
These minima are functions of the circuit designs and the memory size
and speed. Emphasis on factors other than very low power will result in
other choices for these parameters.
2.2.1 WRITING INTO THE MEMORY
Incoming information is stored in the information register at a rate
of up to one bit every ten microseconds, h count of the number of bits that
has been stored in the information register is maintained by the information
counter; the counter advances each time a bit is written into the register.
When the counter has advanced to a count of 16, the 16 bits stored in the
register are written into the first word location of the memory array. The
memory-write operation does not interfere with the flow of bits because only
a very short time is required to write into the memory (see Figure 8). The
maximum repetition rate of the memory-write operation is lO0 Kilocycles =16
6.25 kilocycles.
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As previously mentioned, each word location contains 192 bits. There-
fore, the first twelve 15-bit characters are stored in the first word loca-
tion. The characters are counted by a 12-stage ring counter (P-counter)
which drives the 192 low-level switches between the 32 bit drivers and the
192 plated wires. The P-counter advances each time 15 bits are written into
the memory.
When all 192 bit locations of the first word are filled (that is, the
12th stage of the P-counter is set), the next 15 bits are stored in the
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Figure 7. Number of Semiconductors as a Function
of the Number of Bits Processed in Parallel
second word location. The words are accessed by means of a 32-stage B-
switch and counter and a 15-stage A-switch and counter. The P-, B-, and A-
counters are ring counters, and they are arranged so that each time the P-
counter is stepped from 12 to 1, the B-counter is advanced once; and each
time the B-counter is stepped from 32 to 1, the A-counter is advanced once.
The A- and B-counters and switches cause a current path to be closed through
one of 512 word lines, and the P-counter causes 15 current paths to be com-
pleted through 16 of the 192 plated wires.
2.2.1.2. READING FROM THE MEMORY. The first clock pulse that occurs during
a read instruction causes 16 bits to be read out of the first word location.
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These 16 bits are transferred from the plated wires through the low-level
matrix switches and sense amplifiers into the information register. When
the register is loaded, the first bit is sent out of the memory. The next
clock pulse steps the information counter to 2 and causes bit 2 to be sent
out, and so on.
Each time 16 bits are read out of the memory, the P-counter advances
by a count of one. Each count advance causes the next group of 16 bits to
11
be read out of the first word location. The process continues until the P-
counter contains a count of 12, which means that 12 x 16 or all 192 bits
along one word line have been read out. At this time the P-counter steps
from 12 to 1, and the B-counter count advances by one. The next 16 bits
are read out of the second word location.
2.3. RELIABILITY CALCULATIONS
Early in the design phase calculations were made for the reliability of
the system; taken into account were parallel bit channels and line diode fail-
ures causing partial failure of the memory. The percentage of memory capacity
lost for one, two, and three failures is shown in Table 1. With this simple
configuration the probability of survival of various percentages of the mem-
ory was calculated using two sets of component failure rate numbers (see
Table 2).
Table 1. Memory Capacity Lost
Logically Serial
Circuits
No. of
Failures
Capacity
Lost
100%
Word-Selection
Diode Matrix
No. of
Failures
1
2
3
Capacity
Lost
8.8%
17.6%
26.4%
16-Bit Channels
No. of
Failures
1
2
3
Capacity
Lost
6.25%
12.5%
18.75%
Table 1 shows the worst possible case. In the word-selection diode matrix
and the 16-bit channels, there are possible component failures that have a
much smaller effect on the amount of memory capacity lost.
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Table 2. Memory Survival Rates
Components A Failure Rate B Failure Rate
Transistors
Diodes
Resistors
Cerbric Cap
Tantalum Cap
Transformers
0.010 x lO-6/hr.
0.002 x lO-6/hr.
0.004 x lO-6/hr.
0.001 x lO-6/hr.
0.035 x lO-6/hr.
0.010 x lO-6/hr.
0.050 x lO-6/hr.
0.005 x lO-6/hr.
0.002 x lO-6/hr.
0.0025 x lO-6/hr.
0.010 x lO-6/hr.
0.020 x lO-6/hr.
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Using both sets of numbers yielded a probability of survival for 100
percent of the memory of 90.22 percent (A failure rates) and 73.13 percent
(B failure rates). Table 3 shows the probability of survival for various
percentages of the memory using both sets of failure rates.
Table 3. Probability of Survival for Various Percentages of Memory
Probability of
Survival in Percent
A B
90.22 73.13
94.02 83.46
94.09 84.15
94.10 84.18
91.03 74.77
94.86 85.34
Percent of Memory
Capacity Operational
100
93.75
87.5
81.25
91.2
84.95
Allowable Number
of Failures
0
1 failure in 16 channels
1 failure in 16 channels
3 failures in 16 channels
1 failure in word-selection
matrix
1 failure each in one bit
channel and word-
selection matrix
2.4. COMPONENT DERATING
Technical Report No. 238-1, revision A, dated August 1, 1963, which is
comprised of a listing of end-of-life (E.O.L.) factors for the specifications
of components used in the aerospace memory, is reproduced under this heading.
Component
Diode
Specification
@ +25°C
IR max
VFS S & VFp K min
VFS S & VFp K max
End-of-Life Factor
2&T°C/10 × 10
0.8 minus 2.5 mv/OC
1.2 minus 2.5 mv/°C
t &&t rainfr rr
& t maxtfr rr
BY
0.8
1.2
0.5 - 25oc to +55oc
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Component
Diode
(cont)
Transistor
Resistor
Capacitor
(coupling)
Capacitor(By-pass)
Specification
@+25°C
C o
mln
C
max
hFE min
VCE max
ICE R max
ICE X max
ICES max
ICB0 max
ICOFF max
VBE off max
VEp_3
VCEO
VC80
VCER
VVE max
Initial tolerance ±1%
BV
Initial tolerance ±5%
BV
Initial Capacitance
End-of-Life Factor
0.4 (0.66 for temp and
0.6 E.O.L.)
1.3
2z_T°C/10 × 10
2AT°C/IO x 10
2z_ToC/IO x 10
2AToC/IO x 10
2_T°C/10 x 20 measured @
VBE OFF MAX
0.5 for ICOFF max
0.5 for steady state;
0.8 transient
0.5
0.5
0.5
1.2 minus 2.5 mv/°C
±3_
0.i
±7%, ±O.Ol_°C
0.5
0.5
I
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Noise
Gain through cascaded stages with a noise signal equal to 0.5 normal
signal level shall be less than unity under worst-case conditions.
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Power Supply
Voltage sequencing shall not be required for circuits
Supply regulation ±2 percent
D-C distribution ±1 percent
Transient ±2 percent
Circuits shall withstand supply turn-on transient of +25 percent.
Circuits shall not depend on each other to prevent burn up.
I
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SECTION 3
MEMORY CIRCUIT DESIGNS
GENERAL
This section contains detailed descriptions of the memory circuits used
in the lO0,O00-bit memory system. The presentation is subdivided into dis-
cussions of four major circuit groups. The logic and control circuits are
presented first because of their general use throughout the system. Special
circuits which are directly related to the operation of the plated-wire mem-
ory are presented in two parts. Power supply circuits are descr{bed last.
Each circuit description contains the circuit specifications, a general
analysis of its operation, and a detailed explanation of the design procedures
used to arrive at an operational circuit. Worst-case calculations and other
detailed design information are included.
3.1. LOGIC AND CONTROL CIRCUITS
Most of the logic and control circuits are distributed throughout the
memory system for the basic timing and logical functions required during a
read or write cycle. The following circuits are discussed under this head-
ing:
Information Flip-Flop
Diode AND Gate
Output Buffer, Flip-Flop, and Driver
16-Stage Information Ring Counter
Inverting and Amplifying Circuits
Delay Flop--Types F and S
Read/Write Trigger Gate
Sense Amplifier and Bit-Driver Gate
High-Power Drivers
Signal Inverters
17
3.1.1. INFORMATIONFLIP-FLOP
Specifications
Power Dissipation--approximately one milliwatt per flip-flop
Trigger-Pulse Width--less than 0.2 microsecond at +25°C
Input--may have fan-in of up to 16
3.1.1.1. DESCRIPTION. The information flip-flop consists of two diode/
transistor-logic (DTL) stages interconnected as shown in Figure 9. Points
h and B are normally connected to a positive potential, and either Q1 or Q2
is normally conducting.
DI
IN3207
02
POINT C
R3
26.7 D4
MC456
_J ==J
1N 3207
--- POINT B
+SV
D3
1N3207
t 1N3207
POINT A
RI
26.7
215-$
Figure 9. Information Flip-Flop
Assume that Q1 is conducting and that Q2 is at cutoff. When a negative-
going input which is less positive than +0.3 volt and which is at least 0.2
microsecond in duration is applied to point B, Q2 conducts and turns Q1 off.
An input at point C which can supply at least 20 microamperes of base current
for 0.2 microsecond to Q2 will also cause Q2 to conduct. The conducting
states of Q1 and 02 can be reversed by a pulse at point A.
3.1.1.2. DESIGN PROCEDURE. Resistors R1 and R3 were chosen to limit the
power per flip-flop to 1.0 milliwatt. An increase in R1 or R3 to reduce the
power further would result in excessive switching speeds because the turn-off
time depends on the collector RC time constant, where C is stray capacitance.
Diodes D1 and D3 were selected for their high conductance, high speed, and
|
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1
LOAD
110 MA !
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I
I
I
I
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low leakage. Diodes D2 and D4 are never reverse-biased in this application;
thus, leakage current is unimportant. Low-speed diodes were chosen for D2
and D4 because most of the reverse current that flows through the diodes
when they are switched from a high forward current to a low forward current
also flows through the base of the transistor. This reverse base current
results in a faster turn-off.
Resistors R2 and R4 were chosen so that a maximum of +0.2 volt would be
applied to the base-emitter junction of an off transistor at +50°C E.O.L.
3.1.1._ EQUATIONS OF OPERATION. The collector current of Q1 may be found
as follows:
VCC - VCE1 - Vd3
Ic1 = IL + R1 (1)
where I L is the load current.
The base current of O1 may be found as
VCC - VBE - VD4 VBE
IB1 = R3 R2 ILK (2)
where ILK is leakage current caused by the input fan-out. The equations
for Q1 are identical for 02.
3.1.1.4. CALCULATIONS. In these worst-case calculations, an underline indi-
cates a minimum value, while an overline denotes a maximum. The tolerance
on resistors is taken as ±3 percent E.O.L_ and the power supply variation
is ±4 percent.
The collector current of Q1 at -20°C and +50°C can be found from equa-
tion (1) by using the following values:
I L = llO microamperes VCC = VCC = 4.8 volts VCEI = VCE1 = 0.3 volt
VD3 = VD3 = 0.47 volt at -20°C E.O.L. = 0.3 volt at +50°C E.O.L.
R1 = RI = 43K
IC1 = 370 microamperes at -20°C = 380 microamperes at +50°C
Note that the minimum value of VCC was used, so that IC1 calculated
here is not IC1. However, using VCC results in a minimum value for IB1.
19
This is the more stringent requirement on transistor beta. When solving
equation (2) for IB1, the following values apply:
VCC = VCC = 4.8 volts R3 = R3 = 70K R2 = R2 = 97K
VBE = VBE = 0.95 volt at -20oc E.O.L. = 0.78 volt at +50°C E.O.L.
VD4 = VD4 = 1.56 volts at -20°C E.O.L. = 1.22 volts at +50°C E.O.L.
ILK = Diode leakage current plus transistor leakage current
Diode leakage current = M(N-1) × leakage current per diode;
Transistor leakage current = M × leakage current per transistor;
where M is the fan-in to the circuit in question and N is the fan-out
of each of the M inputs.
Leakage current per diode is 5 nanoamperes at +25°C
Leakage current per transistor is lO nanoamperes at +25°C
The leakage current at E.O.L. is taken as initial leakage current at
+25oc × 2 _TOC/IO × 10
With M = 1, N = 16 for input, and if M = 1, N = 0 for the other flip-
flop transistor:
IB1 at -20°C = 59 microamperes
IB1 at +50oc = 71 microamperes
The required transistor beta is then:
at -20°C B - 370 _ 6.3
59
380
at +50°C B - - 5.471
The minimum hold-off voltage can be calculated at +50°C. The base-
emitter junction of the off transistor is slightly forward biased, and the
collector leakage current is a strong function of this bias above a certain
threshold. This threshold is slightly greater than 0.2 volt.
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Minimum hold-off voltage (actually VBEoF F maximum) at +50°C (Figure 10)
is:
_A = VCE I + VDI
whe re
VD1 is taken at IC1 = 180 microamperes
VD1 at 70 microamperes = 0.53 volt = 0.57 at +50°C E.O.L.
VA = 0.3 + 0.57 = 0.87 volt
assume iOF F = 7.0 microamperes or VBEoF F = +0.21 volt
I with iOFF = 7.0 microamperes.
Since VA = 0.90 volt, VRI = :
I therefore, iOF F must b,_ less
i VBEoF F maximum is less than +O.21 volt.
26.7 K
= 0.87 - 0.66 = 0.21 volt
t e l than 7 microamperes, thus
VBE OFF MAX
265 - 4
I
Figure 10. Voltage/Current Analysis of
Information Flip-Fiop
I
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3.1.1.5. DEVIATIONS FROM DERATING RULES. None
3.1.I.6. POWER SUPPLY REQUIREMENTS. +5 volt supply
VCC - VDl - VCE VCC - VD2 - VBE
I supply = R3 + R3
5.2 - 0.3 - 0.23 5.2 - 0.76 - 0.5
26K + 26K
= 180 + 150
= 330 microamperes per flip-flop.
3.1.2. DIODE AND GATE
Specifications
a. The AND gate is to deliver at least 23 microamperes into the base of
an NPN transistor when all inputs to the gate are at approximately
+5 volts (>3 volts).
3.1.2.1 DESCRIPTION. When a pulse with an amplitude of V l is applied to
resistor RI (Figure ll), a current iI the amplitude of which is close to
VI/R will flow through diode DI if the inputs to D2, D3, and the other diodes
are at +V 1. If any input is at ground potential, a current, i2, will be
diverted by that input, and no current will flow through D1.
D2
D3
DN
RI
;'2.1 K
,_
i
_ TO LOAD
Ol
D4
MC456
vl
NOTE:
ALL DIODES TYPE IN3207 UNLESS
OTHERWISE SHOWN,
Figure II. Diode AND Gate
- _50t
i_
115 - 5
+5V
68.1K
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3.1.2.2. DESIGN PROCEDURE. Low-capacitance, fast-reverse-recovery diodes
were chosen for D1 for two reasons. The first reason is that 16 gates buff
together into the base of one transistor, thus requiring one gate to charge
the junction capacitance of D1 in the other 15 gates. The second reason is
that D1 feeds the base of a flip-flop transistor in some applications. The
+V I pulse, when applied to RI, causes the flip-flop to set; when the +V !
pulse ends, the reverse current that flows through Ol would also flow through
the base of the flip-flop transistor and cause the flip-flop to reset pre-
maturely. A fast recovery diode prevents this from occurring.
3.1.2.3. EQUATIONS OF OPERATION. The current iI which flows into the base
of Ql through a level shift diode D4 may be found as follows:
Vl - VDI - VD4 - VBE - VBE VBE (3)
it = R1 - R-_-
The current i
ground is:
which is drawn away from the gate when an input is near2
V 1 - VD2 - Vin
i2 = R1 (4)
where VIN is the collector-emitter voltage of an on transistor (+0.3 volt).
3.1.2.4. CALCULATIONS. The minimum value of iI at -20°C can be found from
equation (3) by using the following values:
V l = V l = 3.75 volts VD1 = VDI = 0.65 volt
d
v : 0 q5 volt
VD4 : VD4 : 0.78 volt VBE "BE -"
m
RI : RI = 22.7K R2 = R2 = 27K
= 40 microamperes at -20oc.
.'7"-
With the following values, 12 can be found at -20°C from equation (4):
V l : 3.75 volts VD2 = VD2 = A7V
VIN : 0.3 volt R1 = RI = 21.3K
"7"--
12 : 140 microamperes at -20°C.
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3.1.3. OUTPUT BUFFER, FLIP-FLIP, AND DRIVER (G)
Specifications
ao Provide an NRZ output which will be at one level for a binary 1 and
another level for a O. The levels are +5 and zero volts, respec-
tively. The output level will be determined by 16 AND gates which
are sampled serially. The AND gate outputs are buffered together
at the input of the output flip-flop.
b. The driver shall have an output impedance of 5K ohms or less.
3.1.3.1. DESCRIPTION. A positive input current iI (Figure 12) causes Ql
to conduct. Transistor Q2 is supplied by QI and provides its complement.
Transistors Ql and Q2 each supply an input to a diode AND gate which is also
supplied with a gate pulse. The gate pulse is steered to Q3 if Ql is off
and to Q4 if Q2 is off. Transistors Q3 and Q4 are connected as a flip-flop.
The input current determines whether the flip-flop is to be set or reset by
the gate pulse. If the flip-flop is set (Q4 conducts) an additional pulse
to the base of Q4 causes no change in the flip-flop, and an NRZ output re-
sults. Transistor Q5 merely amplifies the flip-flop output.
3.1.3.2. DESIGN PROCEDURE. The circuits used have the same configuration as
the information flip-flop and the diode AND gate. Speed-up capacitors CI
and C2 improve the switching speed of the flip-flop, and the resistor values
were chosen to provide an output impedance of 5K ohms.
3.1.3.3. EQUATIONS OF OPERATION. Same as equations for information flip-
flop and diode AND gate.
3.1.3.4. CALCULATIONS. Values for IB and IC for Q1 through Q5 are tabulated
below. The values listed are at worst-case conditions for d-c beta.
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Transistor
Ql
Q2
Q3
Q3
Q4
Q4
05
IB at -20°C
(in microamperes)
22
23
40 through D2
38 through D5
40 through D4
38 through D7
145
IC at I B -20°C
(in microamperes)
150
92
92
92
278
278
930
24
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beta
6.8
4.0
2.3
2.4
7.0
7.3
6.4
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The maximum current drawn from the gate pulse at -20oc is:
amplitude of gate pulse
R1 = RI = 43K
VDI = VDI = 0.47 volt
VD4 = VD4 = 0.47 volt
VBE = VBE = 0.67 volt
VG = VG = 4.7 volts
R2 = R2 = 43K
VCE1 = 0.3 volt
VD8 = VD8 = 0.56 volt
Maximum gate pulse current = 80 + 70 = 150 microamperes.
The minimum hold-off voltage is the same as in the information flip-
flop.
3.1.3.5. DEVIATIONS FROM DERATING RULES. None
3.1.3.6. POWER SUPPLY REQUIREMENTS. +5 volt supply. The resistors that
draw current from the +5 volt supply are listed along with the current drawn
at +50°C. The d-c and pulse power are the same. Transistors Q2, Q3, and
Q5 are conducting; Q1 and Q4 are off. Voltage V1 is at +5.2 volts; all re-
sistors are at 97 percent nominal value.
Resistor
R3
R5
R8
RIO
Rll
Total
Current
(in microamperes)
60
92
294
1000
107
1553
3.1.4. 16-STAGE INFORMATION RING COUNTER
Specifications
a. Power dissipation--approximately 10 milliwatts independent of duty
cycle.
b. Step pulse amplitude--5 volts, one to two microseconds in duration.
c. Maximum repetition rate--125 kilocycles.
d. Supply 0.75 milliampere to load.
3.1.4.1. DESCRIPTION. Each stage consists of two complementary transistors
which are interconnected to form a flip-flop (Figure 13).
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Figure 13.
215-7
D3
• TO NEXT
I STAGE
--Ct
R2
7.5K
= OUTPUT
02
499
STEP CLEAR
PULSE PULSE +Vt
1
FROM
PREVIOUS
STAGE
16-Stage Information Ring Counter Flip-Flop
I
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If Q1 and Q2 are conducting and a step pulse is applied to D1, Q1 and
Q2 will turn off. This causes a positive voltage step to be developed at
the collector of Q1. This voltage is coupled through C1 to the base of the
NPN transistor of the succeeding stage, thus advancing the count by one.
I
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The emitters of all NPN transistors are returned to ground through a
common emitter resistor, RT. Similarly, the emitters of all PNP transistors
are returned to V 1 through R8. The voltage developed across the common
emitter resistor by the ON stage acts as a reverse bias for the other stages.
Diode D3 protects the base-emitter junction of Q1 from excessive reverse
voltage when C1 discharges.
3.1.4.2. DESIGN PROCEDURE. Resistor RI was chosen so that C1 plus the stray
capacity associated with the collector of Q1 would be charged within a speci-
fied time (0 to 98 percent in 5 microseconds). The final value of C1 was
the best compromise between short recovery time and triggering stability.
This value was determined experimen*_a_11- ...... R7 ann R8 were chosen large enough
to provide good triggering stability but not so large as to provide exces-
sive negative feedback. The optimum step pulse width was found to be 1.5
microseconds experimentally.
3.1.4.3. EQUATIONS OF OPERATION. The collector current of Q1 may be found
as follows:
V l - VCE I - IeiRT-+ Y1 - VCE 1 - Ie2R8 - VBE 2 - IeR7
ICI : R1 R4 (5)
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The base current of Q1 may be found as follows:
V I - Ie2R8 - VBE 2 - VCE 1 - IelR7 VBE I + IelR7
+
IBl = R3 R5
(6)
Similarly for IC2 and IB2:
V I - VCE 2 - Ie2R8 V I - VCE 2 - IelR7 - VBE I
IC2 = R2 + R3 + ILOAD
(7)
V I - IelR7 - VBEI - VCE2 - Ie2R8
IB2 = R4 - R6
VBE2 + Ie2R8 (8)
3.1.4.4. CALCULATIONS. Assume Iel = 1.0 milliampere and Ie2 = 2.5 milli-
amperes. The collector current and base currents of Q1 and Q2 can then be
found at -20°C by using equations (5) through (8) with the following values:
V 1 = V1 = 4.8 volts VCE 1 = VCE 1 = 0.28 volt VCE2 = UCE2 = 0.26 volt
VBE 1 = VBEl = 0.97 volt VBE2 = VBE2 = 1.04 volts R1 = RI = 7.3K
R2 = R2 = 7.3K
R5 = R5 : 14.5K
I
R8 = R8 = 515
m
R3 = R3 = 9.6K R4 = R4 = 5.5K
R6 = R6 = 14.5K R7 = R7 = 515
ILOAD = 1.5 milliampere R9 = R9 = lO.3K
ICI = 842 microamperes IC2 = 2032 microamperes
IB1 = 74 microamperes IB2 = 260 microamperes
An input through diode D2 is used to clear a ring counter stage; an
input through R9 is used to set the stage.
IR9 = 292 microamperes and IB1 = 122 microamperes during the clear pulse.
Maximum reverse base current at lO0OC is one microampere initially for Q2
and 0.01 microampere for Q1. Derating by a factor of ten still allows the
base emitter junction to be reverse-biased by 0.5-(10) (10 -6) (15_ (10 +3)
volts, or 0.350 volt.
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II 3.1.4.5. DEVIATIONS FROM DERATING RULES. None
3.1.4.6. POWER SUPPLY REQUIREMENTS. +5 volt supply.
I R8 draw current
I __ V 1 - VCE 1 -
IRI =-
I ie , +
IR6 _-_
IR 8 le2
from the +5 volt supply.
Ie 1R.__Z
Ie2R8 + VBE 2
Resistors RI, RG, and
= 606 microamperes
= 142 microamperes
= 2300 microamperes
Total = 3048 milliamperes
3.1.5. INVERTING AND AMPLIFYING CIRCUITS
Specifications
a, Gate-In Pulse--provides low-impedance output at ground level when
either of two inputs is at +5 volts; provides high-impedance out-
put when both inputs are at ground. Drive load of 70 microamperes.
b. Gate-Out Pulse--supplies 150 microamperes at +5 volt level with an
input at ground.
c. Counter Step Pulse--supplies one milliampere at -5 volt level with
an input at ground.
3.1.5.1. DESCRIPTION. The gate-in circuit (Figure 14) consists of a posi-
tive AND gate and an inverter. Both of these circuits are discussed else-
where in this report. The remainder of this group of circuits consists of
inverting amplifiers.
I
I
I
3.1.5.2. DESIGN PROCEDURE. The base resistor values were chosen to provide
sufficient base drive, and the coupling capacitors were chosen to provide
sufficient overdrive to meet speed requirements. The collector resistors
were made small enough to provide a reasonable turn-off time.
3.1.5.3. EQUATIONS OF OPERATION. Equations will be written for the gate-out
pulse. All parameters are included in the table under the next heading.
V I - VCE I
ICI - R3 + ILOAD (9)
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MC456
Figure
MC456
OOK
Gate-ln Pulse
l
I
I
I
I
(
I
@5V ,
Q1
2N2894
C! .._..R3
Gate- Out Pulse
R4
C2
÷5V
2e5-8
Counter Step Pulse
ld. Inverting and Amplifying Circuits
I
I
I
3O
I
I
I
I
I
V1 - VBEI - VIN VBEI (I0)
IBI = R1 R2
3.1.5.4. CALCULATIONS. Currents IC1 and IB1 can be found with the following
conditions at -20oc from equations (9) and (10).
VI = V1 = 4.8 volts
m
VIN = VIN = 0.3 volt iLOAD = 150 microamperes
RI = RI = 35K R2 = R2 = 17.3K R3 = R3 = 21.4K
VCE 1 = 0.3 volt VBE 1 = VBE 1 = 1.04 volts
Ic1 = 360 microamperes IB1 = 39 microamperes
I
I
I
I
Pulse
Gate Out
Counter
Step
Pulse
R1
26.7K
IO.OK
NOMINAL VALUE at -20°C
R2 R3
20.OK 22.1K
lO.OK 5.62K
C1
10 pf
18 pf
I B I C
(in micro-
ampe re s )
39 360
224 1800
Iload
150 _A
I MA
Requi red
hFE
3.1.5.5. DEVIATIONS FROM DERATING RULES. None
3.1.5.6. POWER SUPPLY REQUIREMENTS. +5 volt supply.
Pulse Standby I00 KC Duty Cycle
I
I
I
I
I
Gate-out 0 41.8 _A
Counter step 0 0.3 MA
Gate-in 142 _h 142 _h
Total 142 _A 0.623 MA
O.1
0.15
3.1.6. DELAY FLOP--TYPE F AND TYPE S
Specifications
a. Dissipate zero standby power
b. Provide a pulse width with a tolerance of ±5 percent initially and
±10 percent E.O.L. over the specified temperature range.
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c. Trigger on a negative-going edge starting at +5 volts and going
more negative than +1.8 volts.
d. Input trigger current:
Type S - 0.2 milliampere
Type F - 0.6 milliampere
e. Output drive capability:
Type S - 3 milliamperes
Type F - 12 milliamperes
3.1.6.1. DESCRIPTION. Transistors QI and Q2 (Figure 15) are connected as a
conventional monostable multivibrator or delay flop with a few modifications.
In a strictly conventional delay flop, Q2 is normally biased on and is turned
off when the delay flop is triggered. After a capacitor is charged, Q2 turns
on again and ends the period of the delay flop. Since no standby power is a
I
I
I
I
I
requirement in this application, Q2 is not biased on. However, the period I
of this delay flop is determined the same way as in a conventional delay
flop. I
+v1
C3 RI_ I
R 1 R2 -t- l
]
OU'I'PUT = "_ _ _ TO NEXT I
- " _ _ A -°_'_°_ I
o,_ r_o_
2N.o,k2_) 1 .... _ _._.o,
Figure 15. Delay Flop, Types F and S I
Transistors Ql, O2, and Q3 are all off when a negative input is applied I
to C3; this causes Q3 to conduct. The collector of Q3 is connected to the I
bases of Q1 and Q2, but the components are adjusted in such a manner as to •
ensure that Q1 begins to conduct first. Current flows from the collector of |
Q3 through R4,. D1, and D2 into the base of Q1 and through R5, C2, and the
collector of Q1. Base current for Q3 is now supplied by Q1 through R6; this I
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current causes Q1 and Q3 to latch. The input must be long enough to ensure
this latchup. The base of Q2 is quiescent at ground potential. When Q1
turns on, the collector of Q1 drops V 1 volts in potential. This drop is
coupled to the base of 02 through C2 and causes the potential at the base of
Q2 to be minus V 1 volts. The potential charges towards +V 1 volts since C2
is being charged to +V 1 through the collector-emitter junction of Q1. When
the potential at the base of Q2 reaches VBEoN , Q2 conducts and diverts the
base current of Q1 through R4 and D3. Transistor Q1 now turns off and causes
Q3 to turn off. Since Q3 is off, Q2 now turns off, and C2 recharges through
R8, R5, and R2. Since Q2 turned on momentarily, the collector of Q2 can be
used to trigger another delay flop. A negative output can be taken from the
collector of Q1 while the collector of Q2 can only be used to trigger other
delay flops.
3.1.6.2. DESIGN PROCEDURE. (Type F will be discussed, and Type S is identi-
cal except for values). Resistor R4 was selected to provide sufficient base
drive to Q1 to enable Q1 to drive the required load of 12 milliamperes. Re-
sistor R5 was selected to drive Q2 so that Q2 can drive a delay flop input
as well as absorb the current from R4. Capacitor C2 can now be selected to
give the required pulse width.
2Vl - VCE I - VBE 1 + IBI2(R5-R8)
T = C2R51n Vl + IBI2R5 _ VBE2
(11)
T = 0.69C2R5 (12)
The drops across Q1, D1, D2, D3 are neglected in equation (11), and
all semiconductor drops and leakage current are neglected in equation (12).
Resistor R3 is used to charge the input capacitor C3 of the next stage.
Resistor R6 supplies base current to Q3 from Ol to cause Q1 and Q3 to latch.
Resistor R8 recharges C3 after a delay flop on period.
Resistors R7, R2, and R1 supply d-c returns to ground for base leakage
current for Q1, Q2, and Q3, respectively. Diodes D1 and D2 are level-shift
diodes.
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3.1.6.3. EQUATIONSOFOPERATION.Base current of QI:
V I - VCE 3 - VDI - VD2 - VBE 1 VBEI
R4 R7 Ic02
Base current of Q2:
VI - VCE 3 - VBE 2
R5
Base current of Q3:
VI - VBE 3 - VCE I VBE3 V1
R6 R1 R3
current recharging
C3 subtracts from
base current.
Collector current of Ql:
VI - VCE I VI - VBE 3 - VCE I 2V I - VCE 3 - VCE I
+ +
R8 R6 R5 + ILOAD
Collector current of Q2:
Vl - VCE 2 Vl - VCE 3 - VD3 - VCE 2
+
R3 R4 + Itrigger
Collector current o£ Q3:
I
l
I
I
!
1
I
I
I
I
I
I
V1 - VCE3 V1 - VCE 3 - VDI - VD2 - VBE I 2Vl - VCE 3 - VCE 1
R2 + R4 + R5
3.1.6.4. CALCULATIONS.
-20°C (4S)
RI 22. IK
R2 22. IK
R3 22. IK
R4 5.23K
R5 3OK nominal
R6 8.45K
R7 26.7K
R8 2.37K
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C1 10 picofarads
C2 variable
C3 33 picofarads
!
I
I
r
I
II 4.8 - 0.3 - 0.95 - 1.0
IB_._ll= (5.23)(1.03)(103)
I 0.297 - 0.04
I 0.257 milliampere
I 4.8 - 0.3 +ICI 2.37(0.97)(I03)
1.95 + 0.447 + 0.31 + 0.5
3.2 milliamperes
-20°C (4S)
26.7(0.9) (103 )
4.8-0.84-0.3
8.45(0.97) ( 103)
9.6 - 0.3 - 0.3 + 0.5(10 -3 )
+
30(0.97) (lO3)
I
I
I
4.8 - 0.3 - 1.0
IB2 =
30( 1.03) (103)
= 0.113 milliampere
Current required to trigger blocking oscillator:
4.8-0.3
= +
IC2 22.1(0.97)(103 )
= 0.21 + 0.67 + 0.4
4.8 - 0.3 - 0.79 - 0.3
5.23(0.97) (103 )
+ 0.4 milliampere
= 1.28 milliamperes
-20oc (4S)
I
I
I
I
I
IB3
4.8 - 1.28- 0.3
8.45(1.03)(103 )
I. 28
22. I(0.97) (103 )
= 0.372 - 0.06 - 0.224
= 0.092 milliampere
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4.8
22.1(0.97) (103 )
IC3 =
4.8 - 0.3
22.1(0.97)(103)
4.8 - 0.3 - 0.87 - 0,87 - 1
+
5.23(0.97) (103 )
9.6 - 0.3 - 0.3
+
30(0.97) ( 103)
= 0.21 + 0.347 + 0.31
= O.867
-20°C (4F)
R1 39.21<
R2 22.1K
R3 22.1K
R4 1.65K
R5 7.5K nominal
R6 8.45K
R7 26.7K
R8 IOK
C1 i0 picofarads
C2 variable
C3 44 picofarads
IBI =
4.8 - 0.3 - 0.95 - 0.95 - 1.1
1.65(1.03)(103 )
1.1
26.7(0.97) ( 103)
= 0.88 - 0.04
= 0.84 milliampere
ICI =
4.8 - 0.3 4.8 - 0.84 - 0.3
+
10(I03)(0,97) 8.45(0.97)(103)
+ 9.6 - 0.3 - 0.3 + 7.6
7.5(0.97) ( 103)
= 0.465 t 0.446 + 1.24 + 7.6
= 9.75 milliamperes
-20°C (4F)
4.8 - 0.3 - 1.03
IB___2 = 7.5(1.03)(103 )
= 0.45 milliampere
IC2 =
4.8 - 0.3
49.9(0.97)(103 )
4.8 - 0.3 - 0.84 - 0.3
+
1.15(0.97) (103 )
+ 2-milliampere trigger
= 0.092 + 2.1 + 2 + 1.7 (milliamperes for discharge transistor)
= 5.89 milliamperes
-20°C (4F)
!
I
I
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IB3 =
4.8- 1.28- 0.3
8.45(1.03) (10 3 )
1.03 4.8
39.2(0.97) (103 )
= 0.37 - 0.027 - 0.09
= 0.25
49.9(0.97) ( 103)
IC3 =
4.8 - 0.3
22.1 ( 103) (0.97)
4.8 - 0.3 - 0.84 - 0.84 - 0.75 9.6 - 0.3 - 0.3
+ +
1.65(0.97) (IO 3) 7.5(0.97) (lO 3)
= 0.1 + 1.25 + 1.24
=2.7
3.1.7. READ/WRITE TRIGGER GATE
Specifications
a. Output capability--output 1, 2.1 milliamperes; output 2, 4.5 milli-
amperes.
b. Input requirements--A and B, 0.5 milliampere; C, D, and E, 0.45
milliampere.
c. Power dissipation--lO milliwatts peak, zero standby.
3.1.7.1. DESCRIPTION. Output 1 (Figure 16) varies from +5 volts to approxi-
mately ground with the following input conditions:
Point E--Ground
Point B--+5 volts
Point A--+5 volts
Output 2 varies from +5 volts to approximately ground with the follow-
ing input conditions:
Point E--Ground
Point B--+5 volts
Point h--+5 volts
Point E--Ground
or Point D--+5 volts
Point C--+5 volts
The outputs are used to drive the input capacitor of a delay-flop; R3
and R4 recharge the input capacitor. The input to Q4 and Q5 is a positive
AND gate.
3.1.7.2. DESIGN PROCEDURE. One objective of the circuit was to dissipate
zero standby power. Inputs A, B, C, and D are levels, and E is a pulse.
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Figure 16. Read-Write Trigger Gate
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tN3207
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3.01K
RI2
22.IK
210 -10
OD
Therefore, current will flow only when input E is present, thereby allowing
zero standby power. Inputs B and D are complementary. Inputs A and C are
mutually exclusive inputs. Diode DT allows output 2 to go low when 02 and
Q4 conduct or when Q3 and 05 conduct. Output 1 will go low only when Q2
and 04 conduct.
3.1.7.3. EQUATIONS OF OPERATION.
i
I
I
I
I
I
I
I
I
I
!
IB1 =
IB2 =
V1 - _ - VBE I
m
RI
VA - VBE 2 - VCE 4
R2
38
I
I
I
I
I
I
i
I
I
!
I
I
I
I
I
!
3.1.7.4. CALCULATIONS.
-20Oc
IBI =
4.8 - 0.3 - (0.8+0.11)(1.2)
(7.5)(103)(1.03) = 0.44 milliampere = IB3
IB2 =
IB4 =
3.75 - (0.8+0.11)(1.2)
(4.75) (103) (1.03)
= 0.55 milliampere
4.8 - 0.3 - (0.67+0.11)(1.2) X 2 - (0.8+0.11)(1.2)
(3.01) (103)(1.03)
= 0.47 milliampere = IB5
IB4 =
m
V I - VCE I - VD2 - VD3 - VBE 4
m
R8
VBE4
R9 IeDl
IB3 = IB2 IB5 = IB4
VI - VCE I - VD2 - VD3 - VBE 4
Icl = R8 +
V1 - VCE I - VDG - VD
RII
V I - VCE 2 - VCE 4
Ic2 = R3 + Load 1 + Load 2
(0.8+0.11)(1.2)
(30.1)(103)(0.97)
VI - VCE I
R12
Vl - VCE4
IC4 = IC2 + R6
V I - VCE 3 - VCE 5
I IC3 _-_
VI - VCE 5
IC5 = IC3 + R7
+ Load 2
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ICI =
4.8- 0.3- (0.67+0.11)(0.8) x 2- (0.8+0.11)(0.8)
(3.01)(103)(0.97)
4.8 - 0.3 - (0.57+0.11)(0.8) 4.8 - 0.3
+ +
(3.01)(103)(0.97) (22.1)(103)(0.97)
= 2.8 milliamperes
Ic2 :
4.8 - 0.3 - 0.23
(49.9)(103)(0.97)
= 0.088 + 4.4
= 4.5 milliamperes
+ 1 milliampere + 3.4 milliamperes
IC4 = 4.6 milliamperes
IC3 = 3.5 milliamperes
IC5 = 3.5 milliamperes
Minimum hFE
2.8
Q1 hFE = 0.4----4 = 6.4
4.5 - 8.2Q2 hFE - 0.55
3.5
Q3 hiE - 0.44 - 8.0
4.6
Q4 hFE - 0.47 - 10
3.6
Q5 hFE - 0.47 - 7.7
3.1.8. SENSE AMPLIFIER AND BIT-DRIVER GATE
Specifications
a. Output capability--output C, 40 milliamperes; output D, 21 milli-
amperes.
b. Input requirements--A, 4 milliamperes; B, 1.5 milliamperes.
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3.1.8.1. DESCRIPTION. Input A (Figure 17) is a negative-going pulse, +5
volts to ground, from a delay flop. If Q2 is off when input A occurs, Q1
will conduct. The base current for Q1 flows through D2 and R2 to input A.
If input B were at ground (which would cause Q2 to conduct) input A would
not cause Q1 to conduct because point X would not be sufficiently negative
to allow D2 to conduct. Input B at ground would also cause Q3 to conduct;
its base current is supplied through R4 and Q2.
A o
vI
+5V
B
53pF
POINT X
R2
562
D2
MC456
Dt
tN3207
tOK
R6
IK
C TO SENSE
AMP. GATE
)o,2N2894
ors'v
R7
47.5 K
Q22N2894 _D PERMITS BITDRIVER PULSE
R4
" 2N2501
R3
26.7K
tlS-tt
Figure 17. Sense Amplifier and Bit Driver Gate
The base of Q2 is returned to +5 volts by means of a IOK resistor lo-
cated at the driving end. Diode D1 prevents d-c flow from input A when it
is at +5 volts into the base of Q3. Diode D2 is a level-shift diode.
3.1.8.2. EQUATIONS.
At -20°C
V1 - VA - VD2 - VBE 1 VBEI
IB I = R-_ R_55
I V__I - _ - VBE2
IB--_2= R"-'I
41
IB3 =
VI - VCE 2 - VBE 3
R4
ICI =
VI - VCE I
+I
R__6.6 loadOl
V l - VCE 2 - VDI - VA V 1 - VCE 2 - VBE 3
It2 = R2 + R4
IC3 -
V1 - VCE 3
R__7 + IloadQ3
IBI =
4.8 - 0.3 - (0.75+0.11)(1.2) - (1+0.11)(1.2)
561(I.03)
(0.8+0.11)(1.2)
104(0.97)
= 3.82 - 0.i12 = 3.7 milliamperes
4.8- 0.3- (0.8+0.11)(1.2) = 1.33 milliamperes
IB2 = 2.49(103 ) (1.03)
4.8 - 0.3 - (i+0.11)(1.2) = 3.1 milliamperes
IB3 = I03(i.03)
ICI -
4.8 - 0.3
103(0.97)
+ 40 milliamperes = 44.6
4.8 - 0.3 - (0.7+0.11)(0.8) 4.8 - 0.3 - (1+0.11)(0.8)
IC2 = +562(0.97) 103(0.97)
= 7.2 + 3.7
= 10.9
IC3 =
4.8 - 0.3
47.5(103)(0.97)
+ 21 milliamperes
= 21.1 milliamperes
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I Minimum hFE required
I IC1 = 44.6
Q1 hFE = IB 1 --_..7 = 12
I IC2 9.9
I Q2 hFE IB 2 _ - 7.5
IC3 21
Q3 hFE IB3 _.I = 6.83.1.9. HIGH-POWER DRIVERS
Specifications
I h. A-Switch/Driver
a. Output capability--200 milliamperes at +24 volts; t 12 nano-
r
seconds; tf 25 nanoseconds.
b. Input requirements--7.5 milliamperes at ground.
B. Bit-Driver Pulse
a. Output capability--200 milliamperes at +12 volts" t and tf 15
nanoseconds. ' r
b. Input requirements--7.5 milliamperes at ground.
C. A- and B-Counter Drive Pulse
ao Output capabilitymA-counter/driver--5 milliamperes + 12.7
milliamperes.
wB-counter/driver--25 milliamperes.
b. Input requirements--7 milliamperes at ground.
I
I
I
D. P-Counter Drive Pulse and P-Switch Pulse
a. Output capability--P-counter/driver--5 milliamperes.
--P-switch pulse--50 milliamperes.
b. Input requirements--2.4 milliamperes.
E. Regulator Driver
a. Output capability--lO0 milliamperes at +5 volts.
b. Input requirements--12.7 milliamperes at +5 volts.
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I3.1.9.1. DESCRIPTION. Complementary stages are used to reduce the standby i
I
power to zero. There are, at present, no silicon PNP transistors available
that have the gain-bandwidth product required in the output stage of the |
Idrivers shown in Figures 18, 19, and 22. Since a positive output pulse is
required, an NPN transistor and a transformer must be used. !
=
ct v_
47 pF +5V |)t I
' 392 17S / f-_ _ 1N3207 1"2 _ +24V
I _ _ :'__J___L_r_Qt "_ - -" .... /
__ - ""_(---""I'_-- L ) 2N2894 I ' _ T -.[ll_. To3 - J Uo+sv I o, "_ ,,s ,,6 ..-.L Jill _,,,.o,
0 I 1N320"r 56.2 | 30.1 /"l'J"_ 09, r'-IT
' = T _--t"L )_;,24_,_ ,_ _L
_, °,= +,g .._,.
Figure 18. A-Switch Driver I
I
V1N --
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47pF +SV
R4
Z21
D2 AT:t
1N3207 I 11 _+12VQI .J - I I
/ 30O.F I ---1 v2
' )1 _ _ +,_v ..,_.,
Figure 19. Bit-Driver Pulse
In circuit C (Figure 20), the input varies from +5 volts to ground and
cannot drive the output stage directly because the emitter of the output
stage is returned to +12 volts. An alternate to the transformer coupling is
shown in Figure 23. It is felt that the transformer approach was the more
economical of the two.
Circuit D (Figure 21) is similar to C (Figure 20) except that an addi-
tional stage is needed to achieve the required gain.
Back-clamping is used in circuits A, B, and D (Figures 18, 19, and 22)
to prevent deep saturation which results in long storage times. Speed-up
capacitors are used in most cases to provide overdrive during turn-on and
clean-up current during turn-off. Each transformer is shunted with a diode
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Figure 20. A- and B-Counter Drive Pulse
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Figure 21. P-Counter Drive Pulse and P-Switch Pulse
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Figure 22. Regulator Driver
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215-_i
Alternate Coupling Arranqement for Drivers
to protect the transistors durinq transformer recovery. There is no problem
with recovery time because the maximum duty cycle used is one out of 300,
and the maximum allowable is one out of 30.
3.1.q.2. EQUATIONS AND CALCULATIONS. The equations are written for the case
in which all back clamping diodes are removed. If the base current is suffi-
cient with the diodes removed, it is more than sufficient with the diodes in
because VCE will increase and less base current will be required for a qiven I
collector current.
-20°C I
Circuit A
m
V1 - VIN - VBE
IBI = R2 + R3
4.8 - 0.3 - (1.2+1.1)(1.2)
(392+178)(1.03) = 4.97 milliamperes
n
V1 - VCEI V1 - VCEI - VBE2 4.8 - 0.7
ICI = R4 + R5 + R6 + 221(0.97)
= 57.6 milliamperes
4.8 - 0.7 - (1+0.11)(8)
+ (56.2+30.1)(0.97)
57.6
Minimum hFE = 4.9----_ = 11.5
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IVI - VCE I - VBE 2
I IB___22= _-_ + R-6
I IC2 Iload + Ima rneti',,i
v(_) (l:,)
I imag = _ = _'.="
Iload reflected in
IC2 368 milliamperes
I
I
I
I
I
I
4.8 - 0.7 - (i+0.11)(1.2)
56.2+30.1)(1.03)
= 31.5
agnetizing
12)(0.96) × 0.250(10 -6)
60(10 -6 )
= 48 milliamperes
primary = 320 milliamperes
368
Minimum hFE - 31.5 - 11.7
Circuit B. Same as circuit A except that the transformer turns ratio
is I:I.
Circuit C
V2 - VBE 1 - VIN
-- = 4.8 - (1+0.11)(1.2) - 0.3 = 1.63
IB---_l= R-'3 (1.91) (i03) (1.03)
V2 - VCEI
ICI = R5 + I load
11.52 - O.3
12.1(103) (0.97)
+ 17.7 = 18.3 milliamperes
I
I
I
I
I
18.3 11.2
Minimum hFE = 1.6-----_=
V2 - VBE 1 - VIN
4.8 - (1+0.11)(1.2) - 0.3
(1o21)(103)(1.03)
= 2.6 milliamperes
V2 - VCE 1
IC2 - R4 + Iload =
11.52 - 0.3
2.49(103)(0.97)
+ 25 = 29.6 milliamperes
29.6
Minimum hFE = 2._ = 11.4
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Circuit D
I =
B1
V1 - VBE 1 - VIN
m
RI + R2
= 4.8 - (1+0.11)(1.2) - 0.3 = 1.7
(1210+619)(1.03)
D
V1 - VBE 2 V1 - VBE 3 (VI)(P'W')
I CI - R.__4 + " R5 + Lp
4.8- (1+0.11)(0.8)
562(0.97)
4.8 - (1+0.11)(0.8)
6.49(103)(0.97)
= 7.2 + 0.62 + 0.134 = 7.83 milliamperes
(4.8)(1.9)(10 -6 )
680(10 -6 )
7.82
=--=4.5Minimum hFE 1.7
n
I
I
I
I
1
V1 - VBE2 = 4.8 - (1+0.11)(1.2) = 6 milliamperes i
IB2 = _ 562 (i.03)
V22 - VCE2 12.48 - 0.3
IC2 - R6 + Iload =
-- 2.49(103)(0,97)
+ 50 milliamperes = 55 milli-
amperes
55
Minimum hFE =-_- = 9.2
IB3 -
Vl - VBE 3
R5
4.8(i+0.11)(1.2)
6.49(103)(1.03)
= 0.52 milliamperes
IC3 - R7
V22- VCE2 12.48 - 0.3
+ I =
load 12.1(103)(0.97)
+ 5 milliamperes = 6 milli-
amperes
I
I
I
6
Minimum hFE = 0.52 = II.5
48
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
Circuit E
IB1 -
VIN - VBE
m
R1
(11.52-0.3) - (1+0.11)(1.2)
825(1.03) = 12 milliamperes
IC2 = I
V1 (P.W.)
+ I = I +
load m load Lp
= I00 milliamperes +
= 102.3 milliamperes
(5.2)(0.3×10 .6 )
680(10 -6)
102.3
Minimum hFE = 1----_ = 8.5
Transformer data
(Yoltaqe)(Pulse Width)
Lprimary required = (Allowable magnetizing current)
Inductance is derated 20 percent due to initial permeability vari-
ation, 25 percent due to temperature.
Therefore,
VTL = m x 1 2 x 1.25 = 1.5 V_TT
1 " I
core material T-l:
core size:
Indiana General
101
Circuit A
V = 12 volts T = 0.150 microsecond I
m
L = 60 x 1.5 = 90 microhenries N = 15
P
= 30 milliamperes
N = 30
S
Circuit B. Same as circuit A: N = 15, N = 30
p s
Circuit C
V = 5 volts T = 0.55 microsecond
L = 685 x 1.5 = 1028 microhenries
49
I m = 4 milliamperes
N = 50 N = 50
p s
Circuit D
V = 5 volts T = 1.9 microsecond I = 14 milliamperesm
L = 580 × 1.5 = 1020 microhenries Np = 50
N = 50
S
Circuit E
V = 5 volts T = 0.55 microsecond I m
= 4 milliamperes
= 50 N = 50
L = 685 x 1.5 = 1028 microhenries Np s
3.1.9.3. EFFECT OF BACK-CLAMPING. The addition of a back-clamping diode re-
sults in higher VCE, lower required base drive, and less storaqe time. In
Fiqure 24, VCE is qiven by the following equation:
VIRIR2 + V2R2R L + (VBE-VDI)(RIRL)(I+hFE) - VDR2P L
VCE = -- RIR2 + RLR + (I+hFE)(RIR2)
(13)
for V1 = 12, V2 = 5 volts, VBE = 1 volt, VDI = 0.67 volt
VCE =
IC
where hFE is _BB or circuit beta.
28 + 0.67 hFE (14)
5 + 2 hFE
RI
60
V2
V1
o, ! _
IJ
v,
265--t7 ,.¢-
Figure 24. Connection of
Back-Clampinq Diode
This calculation is plotted in Figure 25 along with transistor beta
versus VCE. The intersection of these two plots gives the operating point
of the transistor.
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Figure 25. Transistor and Circuit Beta Versus VCE
3.1.10. SIGNAL INVERTERS
Specifications
a. Counter step pulse inverter
b. Clock amplifier and data output driver
c. Read and write signal inverter and memory clock amplifier
d. Data input preamplifier and clock amplifier
e. Input preamplifiers
f. Marker output and data output driver
g. Gate-in, gate-out, and bit-counter step pulse inverters.
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1.6
Output capability
in milliamperes
Input requirements
in milliamperes
A B1 B2 Cl C2 C3 D1 D2 D3
1.3 1 0.3 2.3 3.9 2.7 2.0 0.3 3.3
0.4 0.16 0.7 0.6 0.66 0.38 2.3 0.04 2.3
1
2.3
Output capability E 1 E 2 E3 E4 F 1 F2 G1 G2 G3
in milliamperes 1 0.13 1 1 1 1 0.48 0.23 1.8
Input requirements
in milliamperes
2.3 0.02 0.92 0.92 0.1 0.5 0.47 0.47 0.37
All circuits (Figure 26) except E and F are simple pulse inverting cir-
cuits. Circuits E 3 and E4 are combined to form a gate which provides a nega-
tive output only when inputs a and c are at plus V 1 and input b is at ground.
Circuit F 1 provides a positive output when either of the inputs is positive.
3.1.10.2. EQUATIONS AND CALCULATIONS. Since the equations are relatively
straightforward, only the value of base current is given at the worst-case
for the transistor being held on at -20°C end of life.
3.2. BIT PATH CIRCUITS
Material under the following headings describes the design of the cir-
cuitry in the bit path of the memory. The memory is operated either in a
read-only mode or a write-only mode. Since the memory element is nondestruc-
tive, it is unnecessary to rewrite information during the read cycle. Dur-
ing a read cycle, a 16-bit word is read out of the memory, and during a write
cycle a 16-bit word is written into the memory.
Figure 27 shows a partial logic schematic of the bit path circuits.
There are 192 plated wires in the memory plane. There are 16 groups of read-
write circuits. Thus, there are 12 plated wires in each of these 16-bit
groups. 0nly one of the 12 plated wires in a bit group is read from or writ-
ten into at a time. The selection is accomplished by the bit-sense matrix
which consists of switches (represented by the dots in Figure 27) in series
with the plated wires. These switches normally present a high impedance and
present a low impedance only when selected by the P-counter. The P-counter
determines which of the 12 bit positions will be read or written and turns
on one matrix switch in each of the 16-bit groups. The design of the matrix
switch will be described in the following headings.
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Figure 26. Signal Inverters
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Figure 26. Signal Inverters (cont)
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Figure 26. Signal Inverters (cont)
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Figure 27. Logic Schematic of Bit Path Circuits
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During a read operation, the information flip-flop must be either set
for a binary 1 or remain in the reset state for a O. The blocking oscilla-
tor output is a negative-going pulse for a 1. The blocking oscillator is
triggered by a negative output from the read amplifier, which corresponds
to a positive signal from the plated wire. A positive signal from the plated
wire is therefore defined as a binary 1. A binary 0 is a negative signal
from the plated wire; it does not trigger the blocking oscillator, thereby
leaving the information flip-flop in the reset state. The read amplifier is
gated during the time a signal from the plated wire is present in the read
operation. The read amplifier gate ensures that the blocking oscillator will
not be triggered by noise when a signal is not present so that the flip-flop
will not be set to indicate an erroneous i. In Figure 27, the dummy wires
are shown coming from the memory plane, going through the bit-sense matrix,
and connecting to the read amplifier. During the read operation, the wire
acts as a noise cancelling wire. The dummy wire runs parallel to the plated
wires in the memory plane such that, ideally, any noise coupled into the
plated wire is equally coupled into the dummy wire. The dummy wire also
serves as a cancelling wire for the bit transients during a write operation
to reduce the loading effect of the read amplifier on the bit current.
During a write operation, the information in the information flip-flops
is written into the selected word. The bit drivers pass a current down the
plated wires selected by the P-counter. If a 1 is to be written, the current
waveshape is a positive pulse followed by a negative pulse, and if a 0 is to
be written, the current waveshape is a negative pulse followed by a positive
pulse. The timing of the double-pulse bit current is accomplished by means
of the two bit clocks shown in Figure 27. Whether a 1 or 0 is written by
the bit driver is determined by the logic state of the information flip-flop.
The design of the bit driver is described under the following headings. Only
the portion of the information flip-flop necessary to the understanding of
the bit driver is described.
3.2.1. BIT-SENSE MATRIX
S.pecifications
The bit-sense matrix selects one out of 12 plated wires in each of the
16-bit groups to be read or written, depending on the memory operation being
performed. When selected, the bit-sense matrix must therefore be capable of
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either passing the bit current from the bit driver to the plated wire or
passing the plated-wire signal to the read amplifier. The matrix circuits
are selected identically for either a read cycle or a write cycle. The
following list sets forth the basic requirements of the bit-sense matrix
when selected:
Maximum small-signal impedance: 12 ohms
Maximum steady-state noise: 3 millivolts
Maximum impedance to bit current: 8.3 ohms
Maximum average power, 16 switches
on and 175 switches off: 10 milliwntts
In addition to the above requirements, the matrix circuit must present
a high impedance to the bit current and to the plated-wire signals when in
the unselected state.
3.2.1.1. DESCRIPTION. The matrix circuit is shown in Figure 28. One of
these circuits is in series with every plated wire in the memory plane.
NEGATIVE SELECTION
PULSE
_:-t__r
TO _ TO
PLATED : _ READ-WRITE
WIRE _[ CIRCUITS
+ VI _ 2ss-z7
.J L0
POSITIVE SELECTION
PULSE
Figure 28. Bit-Sense Matrix Circuit
The emitters of the 12 pairs of transistors in a bit group are all connected
together as shown in the partial circuit schematic in Figure 29. When the
matrix circuit is not selected by the P-Counter, the bases of the transistors
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Partial Schematic of Bit-Sense Matrix
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are at ground potential, and there is no base current in the transistors.
The matrix transistors present a resistance of several megohms in the off
state to small signals from the plated wire. There is also a capacitance
of a few picofarads in the off state. However, the resistance is so high
and the capacitance so low that the sneak signals from the unselected plated
wires during a read cycle are insignificant in comparison with the signal
from the selected plated wire. In addition to presenting a high impedance
to the unselected wires, the matrix circuit must not pass current from the
bit driver during a write operation. The voltage which will be present at
the emitter due to the bit current is determined by the impedance and length
of the plated wire during the switching of the bit current and by the steady-
state drop across the selected matrix circuit and its plated wire. The base-
emitter drop of the matrix transistors is sufficient to hold off this volt'
age. It should be noted that a matrix circuit in the off state will not pass
bit current only if one of the matrix circuits in the same bit group has been
selected. In the operation of the memory, however, a matrix circuit in each
bit group has been selected during a write operation.
The two basic functions that a matrix circuit must perform when it has
been selected are that it must pass the bit current with a low voltage drop
during a write operation and it must present a low impedance to the plated-
wire signal during a read operation. A matrix circuit is selected by apply-
ing positive and negative balanced pulses simultaneously to the base resis-
tors of Q1 and Q2, respectively, as shown in Figure 29. These pulses are
supplied from the P-counter and drive a matrix circuit in each bit group.
The reason for using two transistors in the circuit is to pass the bipolar
bit current. The amount of base current needed for the operation of the
circuit is determined by the transistor betas such that the drops across the
circuit when the bit circuit is flowing will be less than or equal to the
specified maximum drop. TransisLor Q2 passes the positive bit curren_ and
Q1 passes the negative bit current,
When the selection pulses are applied, practically all of the base cur-
rent flows through the collectors of the transistors. The transistors,
therefore, with nothing applied to the collectors or emitters are operated
in the saturation region at zero emitter current. In this state, the
collector-emitter characteristic is essentially a pure resistance. This is
known as the saturation resistance and is defined as the slope of the
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VCE - I C characteristic at zero emitter current and at the specified base
current. The impedance presented to the plated-wire signal due to the matrix
circuit is the parallel combination of the saturation resistances of Q1 and
Q2. In order for the plated-wire signal to reach the read amplifier with
minimum loss, the saturation resistance of either the Q1, the Q2, or both,
must be low. With the transistors used, the PNP saturation is approximately
10 times lower than that of the NPN transistors and is therefore controlling.
A brief description will now be given of the memory stack characteris-
tics. The plated wires in their grooved ground planes form a transmission-
line system. These circuits were designed for a transmission-line system
two feet long. These transmission lines have an impedance of about 75 ohms,
a resistance of about 1.5 ohms per foot, and a delay of about 1.7 nanoseconds
per foot. The minimum switching time of the plated-wire signal is 100 nano-
seconds. This switching time is so long as compared with the length of the
transmission-line system that the effect of reflections of the plated-wire
signal can be neglected, and the signal loss due to the transmission-line
system is simply determined by the resistance of the plated wire and the
dummy wire which is the return path for the signal. The transmission char-
acteristics of the plated wire need be considered only when determining how
much voltage will be present at the emitter of the unselected matrix circuits
during the switching of the bit current. The calculations of this voltage
are presented under heading 3.2.1.2. of this report.
The second important consideration in the design of the matrix circuit
with respect to its operation during a read cycle is that it must have a low
noise characteristic. The circuits are designed such that the noise 9ener -
ated by a selected matrix circuit is negligible when the plated-wire signal
occurs. In the memory timing, the bit-sense matrix is driven by the P-
counter at least 0.5 microseconds before the word current is driven. The
matrix circuit and the read amplifier are therefore designed such that 0.5
microseconds after a matrix circuit is selected, the noise due to the selec-
tion is negligible. The noise generated when the matrix circuit is turned
on can be considered as the sum of two components. The first component is
the switching transient, which is caused primarily by unbalances of the base-
emitter drops and of the base-emitter capacitances of the two transistors.
This switching transient is a few millivolts in amplitude but lasts for only
about 40 nanoseconds. This transient has therefore disappeared long before
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the plated wire is read out. The second component of the matrix noise is a
steady-state voltage which is caused by the selection current flowing through
the matrix transistors. Since the saturation resistance of the NPN transis-
tor is much larger than that of the PNP transistor, the emitter-offset volt-
age of the PNP transistor is the steady-state voltage caused by the selec-
tion of a matrix circuit. The emitter-offset voltage is defined as the
emitter-collector voltage at zero emitter current and at the specified base
current. In addition to the transistor offset voltage, there is the possi-
bility that a steady-state voltage will exist because of an unbalance in the
selection current. This unbalance current flows down the plated wire, and
the voltage is due to the resistive drop in the plated wire. The unbalance
current is caused by unbalances in the base resistors and in the base-emitter
drops of the transistors. Altogether, a steady-state voltage of three milii-
volts can exist when a matrix circuit is selected.
As will be shown under heading 3,5 of this report, the input to the
amplifier has a O.152-microsecond time constant because of the small coupling
and signal-bypass capacitors. Therefore, after 0.5 microseconds, or three
time constants, the three-millivolt steady-state voltage has decayed in the
amplifier to an equivalent 0.12 millivolts at the input. It should be noted
that the steady-state voltage is always negative in polarity and is there-
fore in the same direction as the 1 signal. The equivalent amplitude of the
matrix noise of 0.00 to 0.12 millivolts during the time the plated-wire oc-
curs means that 0.12 millivolts of the positive signal, or a O, is required
to overcome the matrix noise. This is due to the fact that to ensure that
the blocking oscillator does not trigger in the presence of a O, the sum of
the 0 signal and any noise present must be equal to or more positive than
zero. A more detailed analysis of the plated-wire signal requirements is
given in the section of this report describing the design of the read ampli-
fier.
3.2.1.2. CIRCUIT DESIGN. The NPN transistor used in the matrix circuit is
the standard logic transistor, XT-169, used throughout the rest of the mem-
ory. The PNP transistor characteristics are set forth in transistor speci-
fication XT-181. Standard derating procedures are used in the design of the
matrix circuit.
The amount of selection current required by the matrix circuit is de-
termined by the amount of bit current the matrix transistors must pass. The
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amount of base current supplied to the matrix transistor Q1 in worst-case is
as follows:
V
__s Vbe 1
- (15)
Ib--J-I R'-T
Substituting and solving
Ibl =
5.0- 1.0
(1.03)(1.74×103)
= 2.25 milliamperes
The matrix circuit is designed to pass a bit current of 30 milliamperes.
The minimum circuit beta of the matrix is therefore:
30 x 10-3
= = 13.3
BCCT 2.25 x 10-3
The minimum transistor beta is 35 at beginning of life. Allowing 50 percent
derating for life and 20 percent for temperature, the worst-case end-of-life
transistor beta is 14.0, which is greater than that required. The minimum
base current and beta requirements to transistor Q2 are identical to those
of transistor _1.
The matrix transistors are specified to have a maximum VCE drop of 0.20
volts. Derating this by 20 percent, the maximum steady-state voltage drop
across the selected matrix switch when the bit current is flowing is 0.25
volts. In addition to this, 0.10 volts is developed due to the resistive
drop of the plated wire. The unselected matrix transistor therefore must
present a high impedance during the steady-state bit current to 0.35 volts.
The base-emitter drop of the transistors alone is sufficient to present a
high impedance to the steady-state bit current, and the unselected transis-
tors do not need to be reverse-biased.
During the rise time of the bit current, a transient voltage is developed
at the input to the plated wire as given by:
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Ibi t Zob 2_
VT = TR
(16)
where Zob is the impedance of the bit wire, TR is the rise time of the bit
current, and A is the total one-way delay between the grounded end of the
bit wire and the bit driver. Substituting and solving:
30 x 10 -3 x 75 x 8 x 10 -9
VT = -- 0.3 volts60 x 10 -9
During the switching of the bit current, therefore, a maximum voltage
of 0.65 volts will appear at the input to the unselected matrix switches for
the assumed 60-nanosecond rise time of the bit current. At this voltage,
the unselected matrix transistors will conduct some of the bit current, and
the result is that the rise time of the bit current is limited to about 75
nanoseconds.
The requirement that the matrix present a low impedance to the plated-
wire signal is met by specifying a maximum of 15 ohms at 1.5 milliamperes of
base current for the saturation resistance of the PNP transistor. Since the
saturation resistance is inversely proportional to base current, the maximum
saturation resistance at the minimum base current is 10 ohms at beginning of
life. This is derated by 20 percent to give an end-of-life saturation re-
sistance of 12 ohms.
i The matrix offset requirement is met by specifying a maximum of 2.5
millivolts at two milliamperes of base current for the emitter offset.
The maximum power required by the 16 matrix switches selected in paral-
lel is:
I _ - VbE TM
_MM _ _ Xl
= 16 x R x 2Vs TR
(17)
i
i
where T M is the time the matrix is on in a memory cycle, and TR is the time
between memory cycles. Substituting and solving:
i 67
or,
5.9 - 0.6 2.5 × 10 -6
_MM= 16 x x (2)(5.9) x(0.97)(1.74x10 +3) 160 × 10 -6
PM = 9.3 milliwatts
3.2.2. READ AMPLIFIER
Specifications
The only functional requirement of the read amplifier is to amplify a
binary 1 signal from the plated wire to an amplitude sufficient to trigger
the blocking oscillator which, in turn, sets the information flip-flop. The
gain of the read amplifier is expressed in terms of conductance since the
input signal is a voltage source and the output stage is a current source.
Because of the nonlinearity and limited frequency response of the amplifica-
tion stages, the conductance is determined for the actual output current re-
quired and for the fastest switching time of the input signal to the memory.
The second read amplifier stage is gated to the output of the amplifier to
provide an output current large enough to trigger the blocking oscillator
during the time the gate signal is present. The input to the read amplifier
senses only differential signals so that common-mode noise on the input is
rejected. The time constant of the read amplifier input stage causes the
d-c offset of the bit-sense matrix to decay in the amplifier to a low value
by the time the plated-wire signal occurs. The following is a list of the
circuit characteristics:
Input--
Rejects common-mode signals
Maximum time constant: 0.15 microsecond
Minimum 1 signal: 3.0 millivolts
Minimum small-signal input impedance: 130 ohms
Minimum switching time of 1 signal: 100 nanoseconds
Output--
Minimum amplitude for 1 signal when gated: 140 microamperes
Minimum amplifier conductance: 0.047 mhos
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Gate Signal_
Voltage when off: Ground
Minimum signal voltage: 4.5 volts
Minimum input current: 9.2 milliamperes
Pulse width: 100 ±10 nanoseconds
Maximum Power: 2.0 milliwatts
The minimum 1 signal given above is the amount of signal voltage which
must appear at the input terminals of the read amplifier to provide the re-
quired output signal. This is not the plated-wire signal required because
the effects of losses and differential noise must be considered to determine
this signal. The amount of plated-wire 1 signal required in the absence of
any noise is 3.5 millivolts; this figure includes losses in the signal trans-
mission to the amplifier input. Any noise at the input increases the amount
of signal required. The plated-wire 0 signal must only be large enough to
overcome any differential noise.
3.2.2.1. DESCRIPTION. The read amplifier is shown in Figure 30. The input
transformer provides a 5:1 voltage step-up ratio. One of the inputs to the
transformer is the output of the bit-sense matrix which supplies the signal
to be amplified from the selected plated wire. The other input to the input
transformer is the dummy wire which provides word-noise cancellation.
Ideally, any noise coupled to the plated wire is also coupled to the dummy
wire. The net voltage appearing across the input winding of the input trans-
former due to the word noise is therefore zero and does not appear on the
secondary winding. Thus, the input transformer couples only differential
signals to the secondary winding. The 5:1 voltage step-up windings are part
of the AT-3 transformer.
Transistors Q1 and Q2 are class-A biased to amplify the plated-wire
signal. The collector supply for transistor Q2 is in the blocking oscilla-
tor module (resistor R1 in Figure 31). Resistors R3, R4, R5, and R6 provide
the biasing voltage for transistor Q1. Capacitors C1 and C3 provide d-c
isolation for the biasing voltage. Resistors R7, R8, and R9 determine the
biasing voltage of transistor Q2. During a write cycle, a voltage transient
will appear on the secondary of the input transformer. Resistor R2 provides
an impedance to the bit transient which is high compared to the impedance of
the desired current path through the bit-sense matrix to the plated wire.
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Figure 31. Equivalent Circuit of
I Read Amplifier
frithout R2, a positive bit transient on the secondary of the input transformer
would turn transistor Q2 on and saturate it. frith C1 and C2 acting as bypass
capacitors, the voltage on the secondary of the input transformer would become
clamped by the base-emitter diode of Q1, the effect of which would be to de-
grade the rise time of and the tolerance of the bit current. Resistor R2
therefore presents a high impedance to the bit transient but a low impedance
compared to the normal input impedance of Q2 so that the amount of signal loss
across it is small.
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When the bit-sense matrix is selected, a d-c offset voltage appears on
the input to the read amplifier. This offset voltage is comparable to the
plated-wire signal voltage and cannot be allowed to be amplified when the
plated-wire signal occurs. The input stage of the read amplifier is there-
fore designed such that the a-c-coupled offset voltage decays to a small
value in the amplifier by the time the readout of the plated wire occurs.
This is accomplished by making the time constant of the input stage small
and by making the emitter bypass capacitor C2 small; C2 is made large enough,
however, to present a low impedance to the plated-wire signal. Capacitors
C1, C3, and C4 are also large enough to present a low impedance to the sig-
nal.
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Except when the plated-wire signal is present, the amount of current
that the read amplifier can supply to the blocking oscillator must be limited
to a small value such that the blocking oscillator will not be triggered.
In other words, the ratio of the gain when the readout occurs to the gain
during all other times must be very high. This is accomplished by gating
the emitter of transistor Q2. When the read amplifier gate is at the ground
state, transistor Q2 is off, and the emitter impedance is the parallel com-
bination of resistors R9 and RIO, both of which are large. Resistor R10
provides a recovery path to ground for capacitor C4 when transistor Q3 is
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off. When the read amplifier gate is applied, transistor Q3 is turned on
to a low impedance by means of the gate current flowing through the base-
collector junction. This provides a low-impedance path in the emitter of
transistor Q2, and the amplifier gain is increased accordingly. The noise
generated by the gate is merely the emitter offset voltage of Q3, which is
so low in comparison with the amplitude of the plated-wire signal in this
stage of the amplifier that it can be neglected. Inductor L1 provides clean-
up current to the base of gate transistor Q3 during the turn-off of the gate.
Initially, all of the gate current flows into the base of Q3. The current
in L1 increases linearly since the voltage across it is clamped by the base
drop of Q3. The value of L1 is chosen such that there is still enough base
current at the end of the gate time for Q3 to present a low impedance. Diode
D1 provides a recovery path for the current in inductor L1 to clamp the base
of 03 at the voltage drop of D1 for the duration of the recovery of L1.
The amplifier must amplify a 1 signal such that the output current is
large enough to trigger the blocking oscillator. There is no amplification
required for a O. The primary problem in the design of the read amplifier
was to achieve the amount of gain required to amplify a memory 1 without
dissipating any more power in the amplification stages than necessary. A l
at the base of transistor Q1 is a negative signal and tends to turn Q1 off.
Transistor Q1 is therefore biased at a current level that does not cause the
input impedance to be increased significantly by the signal. Because of the
high impedances in the collector circuit of Ql, the frequency response of
the first stage is very limited, but to achieve a significantly lower imped-
ance would require excessive power dissipation. A 1 at the base of the sec-
ond amplifier transistor Q2 is a positive signal and turns Q2 on to a higher
collector current. Transistor Q2 is therefore biased at a lower current
than Ql, and advantage is taken of the fact that the gain of Q2 becomes
higher when the signal is applied.
The amount of 1 signal required is the sum of any noise present at the
input plus that required to trigger the blocking oscillator. The 0 signal
required should be low enough so that no current is delivered to the block-
ing oscillator by the read amplifier.
3.2.2.2. CIRCUIT DESIGN. The specification for the amplifier transistors
Q1 and Q2 are set forth in transistor specification XT-180. The specifica-
tions for the gate transistor Q3 are set forth in transistor specification
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XT-179. Diode DI is a 1N-3207. Unless otherwise noted, standard derating
procedures are employed in the design of the read amplifier. The following
is a list of the component values used in the read amplifier:
Component Value Units
R1 500 ohms
R2 1.00 K ohms
R3 51.1 K ohms
R4 300 K ohms
R5 5.90 K ohms
R6 I0.O K ohms
R7, RS, Rg, RIO 100 K ohms
Rll 374 ohms
C1 680 picofarads
C2 680 picofarads
C3 1000 picofarads
C4 1000 picofarads
L1 15.0 microhenries
The gain of the read amplifier is practically constant for temperature
variation. The primary reason for this is that at the low bias currents
employed, the transistor impedance levels are so high that the voltage gain
of the first transistor stage is primarily determined by the frequency re-
sponse of that stage. The reason for the frequency limitation is the gain
degeneration caused by the collector-to-base capacitance of transistor Q1.
With a high impedance in the collector (due to the high input impedance of
transistor Q2), the voltage gain of the first stage is fairly high at low
frequencies, but the effective collector-to-base capacitance, which is the
actual collector-to-base capacitance times one, plus the voltage gain, is
high enough such that at the frequencies being amplified the variations of
the input impedance of the first stage are negligible. The gain of the sec-
ond stage is expressed in terms of conductance because its input, the output
of the first stage, is essentially a voltage source at the frequencies be-
ing amplified and because the required output is expressed in terms of cur-
rent. The capacitances of transistor Q2 do present some frequency limitation
on the signal amplification, but these can be considered as part of the fre-
quency limitation on the voltage gain of the first stage. The conductance
of the second stage can then be determined by knowing the transistor imped-
ance and the saturation resistance of gate transistor Q3. The input imped-
ance is directly proportional to the temperature. The conductance of the
second stage therefore decreases with an increase of temperature, but the
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decrease is stabilized to some degree by an increase of bias current due to
a decrease in the base-emitter voltage drop. The gain of the amplifier is
thus determined at the highest temperature because the gain is the lowest
at that temperature and because the worst-case current requirement for the
blocking oscillator also occurs at the highest temperature• The amount of
output current required is 140 microamperes. The common-base input impedance
of Q2 is derated five percent for life and at 50°C. The maximum common base
input impedance hib 2 is
h. lb2
= 28.5 × 10 -3 (18)
IE2 + ie2
where IE2 + ie2 is the total emitter current of transistor Q2. The change
of base-emitter voltage for a change of emitter current is given by:
d Vbe 2
- hib 2d ie2
(19)
The preceding two equations can be combined to find the change of base-
emitter voltage Vbe 2 for a change of emitter current ie2:
Vbe 2 = 28 5 × 10 -3 in ie2 + IE2 (20)
• IE2
where IE2 is the initial emitter current which is the bias current of tran-
sistor Q2 and is expressed by
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R7 + R8
VCC - VbE2 R8
IE2 = R7 Rq(R7+RS)
+
HFE2 + 1 R8
(21)
where VCC is the 5-volt supply voltage, VbE 2 is the base-emitter drop, and
HFE2 is the d-c common-emitter current gain. The conductance of the second
stage is
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g2 = _ where
I Vb2 = Vbe 2 + ie2 r 3
where r 3 is the saturation resistance of the gate transistor Q3.
i conductance occurs when the bias current minimumis
R7 + R8
VCC - VbE2 _-_
IE_2 _ Rg(RT+R81
R7
+
i HFE2 + 1 R..88
(22)
(23)
The lowest
(24)
Substituting and solving
I
I
I
I
103 + 97
4.8 - 0.69
97
× 10-3 = 16.0 microamperes (25)IE2 = 103 103(103+97)
+
15 + i 97
VbE has been derated only 10 percent since the transistor is being operated
in class-A mode so that the base-emitter drop is stabilized; HFE has only
been derated 40 percent for the same reason. To obtain an output current,
ie2, of 140 microamperes in worst-case
I
i
I
I
HFE 2 + 1
ie2 HFE 2 lc__2
15+ 1
15 140 microamperes = 149 microamperes (26)
The d-c current gain was used in the preceding equation for ease of specify-
ing the transistor. The small-signal current gain is somewhat higher. Sub-
stituting the worst-case values into equation (20)
VbE2 = 28.5 x 10.3 in 14916.0+ 16.0 = 66 millivolts (27)
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From equation (23) the worst-case signal swing at the base of transistor Q2
is
m
Vb2 = Vbe2 + ic 2 rs 3 (28)
= 66 - 10 .3 + 149 x 10 .6 x 50
= 7.35 millivolts
The worst-case conductance of the second stage is therefore
ic----_2 140 × 10 -6
g2 -= = 1.91 × 10 -3 (29)
m Vb2 72.5 x 10 -3
I
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The voltage gain of the first stage of the amplifier is lowest at the lowest
bias current. The minimum collector current of transistor ql is given by
Icl =
R2+R3+R4+R6
VCC - VbEI (' R4 )
(HFEI+I)(RS)(R2+R3+R4._..+R'6)
R-_+ R2 + R3 + R6 +
HFE1 HFE I x R.._4
(30)
I
I
I
where VbE 1 is the base-emitter voltage drop and HFE 1 is the minimum d-c
common-emitter current gain. Both of these parameters are derated the same
as for transistor Q2. Substituting and solving
cl
1.03 + 52.8 + 293 + 10.3
4.8 - 0.69 293
(31)
x 10-3
10.3 + 1.03 + 52.8 + 10.3
16 x 6.09 x (1.03+52.8+293+10.3)
15 15 x 293
or Icl = 175 microamperes.
The voltage gain of the first stage was measured with the worst-case transis-
tors under worst-case loading and biasing conditions, and to a half sine wave
with an 80-nanosecond base the voltage gain, avl, was measured to be 5.5.
76
I
i
I
I
I
I
I
I
I
i
I
I
I
I
I
I
I
I
I
I
I
The 80-nanosecond base was used because it represents the highest frequencies
that must be amplified. The worst-case conductance of the two transistor
stages is therefore
g12 = 5.5 g2 = 5.5 x 1.91 x 10 -3 = 10.5 x 10 -3 (32)
The overall conductance of the amplifier is determined by including the
voltage step-up of the input transformer. Because of the transformer capa-
citance, the voltage step-up of the input transformer is only 4.5 at the
frequency being amplified. The overall conductance of the amplifier, ga'
is therefore
ga = 4.5 g12 = 4.5 x 10,5 x 10 -3 = 47.2 x 10 -3 (33)
The amount of plated-wire signal at the input of the amplifier given an out-
put current of 140 microamperes is
lc--2 140 x 10 .6
e =_= = 2.96 millivolts (34)
s ga 47.2 x 10 -3
To determine the amount of plated-wire signal required to operate the ampli-
fier, the losses in the signal path must be considered. An equivalent cir-
cuit of the signal path is shown in Figure 31, where RL is the resistance of
the plated wire, RM is the resistance of the bit-sense matrix, RA is the in-
put impedance of the read amplifier as viewed from the secondary of the in-
put transformer, and RD is a resistor in series with the dummy wire to pro-
vide a balanced-bit transient. The input impedance of the amplifier is
approximately the sum of R2 and the input impedance of transistor Ql:
RA = R2 + hfe I hib I (35)
where hfe I is the a-c common emitter current gain. Worst-case conditions
occur when the input impedance is minimum and the series resistances are
maximum.
77
RA = R2 + hfe 1 hib 1
or (36)
Rh = 970 + (20)(130) = 3570 ohms
The effective input impedance is the parallel combination of R1 and Rh/n2.
R_.._.IRA
R. - -- _ (485)(3570) = 130 ohms (37)
,____n n2Rl+ Rh (4.5)2(485) + 3570
The amount of plated-wire signal, eo, required is
2R L + RM + RD + R.in 9 + 12 + 4 + 130
e = e = 2.96 (38)
o o R. 130
_ In
or e = 3.5 millivolts.
___go
This latter figure represents the amount of signal required to sense a 1 in
the absence of any noise. The amount of noise present at the input to the
amplifier must be included to determine the actual amount of 1 signal re-
quired. The amount of 0 signal required is only the amount necessary to
overcome the noise at the input of the amplifier for a net input of zero
for a binary O.
Three requirements were considered in the design of the gate circuit.
The first is that the impedance of transistor Q3 be high when the gate is
off. The impedance of Q3 is several megohms and is so high in comparison to
the parallel combination of resistors R9 and RIO that the latter is the im-
pedance at the emitter of transistor Q2. The values of resistors R9 and R10
are, in turn, so high that the only effective current path to the blocking
oscillator is through the collector-base capacitance of transistor Q2. This
capacitance is low enough so that only the large bit transients can sneak
through to trigger the blocking oscillator, and, as will be seen in the de-
scription of the bit driver, this causes no problems. The second gate cir-
cuit requirement is that it must present a low collector-emitter impedance
when the gate signal is applied. The saturation resistance of the gate
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i transistor decreases as the base current is increased. The base current
will be at its lowest value at the end of the gate signal because the cur-
I rent in inductor L1 is greatest at this time. The minimum input current
from the gate pulse is
I
IG + V-_G- Vbc 4.5 - 0.95 9 2 milliamperes (39)
- _]" 385
The maximum current in the inductor after 100 nanoseconds, the minimum gate
width, is
Vbc IG 0.95 x 100 x 10 -9
- _= = 7.9 milliamperes (40)
l L--!I 12 x 10-6
I
I
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which means that in worst-case operation there is over one milliampere of
base current. The maximum saturation resistance is specified as one milli-
ampere of base current, and, therefore, the resistance of the gate will be
less than the specified resistance for the duration of the gate pulse. The
final consideration in the design of the gate is the noise generated by it.
When the gate is on, the noise is merely the d-c emitter offset of the gate
transistor. This is specified to be so low in comparison with the required
signal voltage that it is negligible. When the gate is turned off, current
is capacitively coupled to the output of the read amplifier through the base-
collector capacitance of the gate transistor when the base voltage swings
negative. The base-collector capacitance is a low value to prevent the cur-
rent coupled to the blocking oscillator from triggering it.
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The final consideration in the design of the read amplifier is the time
constant of the input stage. This time constant is determined by the series
of resistances and capacitances in the input path; namely, C1, C2, R2, and
the input impedance of Q1. The time constant is expressed as
CI C2
RCIN = [R2 + hibl(hfel+l)] [Cl(hfel+l) + C2 ]
(41)
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The offset voltage appears as a step function at the input and will
decay in the amplifier with a time constant as expressed in equation (39).
The maximum voltage in the amplifier caused by the offset during the time
the plated-wire signal is amplified will occur when this time constant is
maximum.
m
RCIN = JR-"2+ hibl(hfel+l)] [-- Ci C2 ]
Cl(hfel+l) + C2
Substituting the worst-case values and solving
(42)
= F (750)(750) 10-12
RCIN [1030 + 163(20+1)] _750(20+I) + 75_ x (43)
= 0.53 microseconds.
The bit path circuits are designed to read out the memory information 0.5
microseconds after the selection of the bit-sense matrix by the P-counter.
The matrix noise at this time is
-0.5/0.152
_MM= VMe (44)
m
where VM is the maximum matrix offset. The effective matrix noise is there-
fore
-0.5/0.152
N-_.= 3.0 x lO-3e = O.11 millivolts
M
(45)
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3.2.2.3. POWER REQUIREMENTS. There is no power supply filtering required
by the read amplifier because resistors R6 and R7 are large enough to iso-
late any transients in the power supply. The amount of power required by
the read amplifier is determined by the current drawn from the five-volt
supply to bias transistors Q1 and Q2 and by the average current supplied to
the read amplifier gate. The bias power in the first stage is
Vcc (Vcc-Vc)
P1 = R6 (46)
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where VC is the voltage at the collector of Q1 as expressed by
R6
VCC + _-_ VbE 1
Vc = R6(R4+R5) (47)
1+ R5 (R2+R3+R4)
The worst-case power occurs when VCC is a maximum and Vc is a minimum,
which corresponds to the largest amount of current being drawn from the sup-
ply.
R6
Vcc + _ VbEl
VC = _ (48)
-- RO (R4+R_55)
i+
R5(R2+R3+R4)
substituting the worst-case values and solving
9.7
5.2 + 5--_'_ 0.50
VC = 9.7 309 + 5.72
-- 1+-- 5.72 0.97 + 49.5 + 309
= 2.44 volts (49)
The maximum power in the first stage is therefore
Vcc(Vcc-V c)
-- 5.2(5.2-2.44)
P_I= R6 :
-- 9.7 x 10 -3
= 1.48 milliwatts (50)
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The bias power required by the second stage is
VCC (1 + R8 VbE2q
P2 : VCC JR7 + R8 R"9) -_J
81
(51)
|
The worst-case equation for the second-stage bias power is I
m _ p VCC . + _-_. VbE2 I
P2=VccLR_--_ _l _' - _-9_ (52)
- !
Substituting the worst-case values and solving I
5.2 103 0.5 x lO -3 (53) J
% = 5.2 [97 + I03 (I+ _7--) - 9-7--_
I
_2 = 0.30 milliwatt
This latter figure includes the power dissipated by the collector supply
resistor which is located in the blocking oscillator module.
The average power dissipated in the gate circuit is
VG - VbC T G (54)
PG = VG RII TR
where TG is the width of the gate pulse and TR is the time between cycles.
The maximum gate power is
I
I
I
I
I
v-_-v_
(55)
Substituting the worst-case values and solving I
_GG = 5 5 - 0"61 112 I363 -_ = 0.04 milliwatt (56)
The maximum power required by the read amplifier is the sum of the maximum
power calculated above.
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or (57)
P = 1.48 + 0.30 + 0.04 = 1.82 milliwatts
As can be seen from the above figures, most of the power required by
the read amplifier is dissipated in the biasing of the first stage. The
relatively high bias current is necessary to maintain the first-stage gain
to the 1 signal as explained previously.
3.2.3. BLOCKING OSCILLATOR
Specifications
The blocking oscillator amplifies the low-level output of the read ampli-
fier to provide a signal capable of driving logic circuits. In addition to
amplifying the output level of the read amplifier, the blocking oscillator
provides an output pulse whose width is greater than that of the input. This
is required because a signal whose width corresponds to that of the plated-
wire output would not be wide enough to drive a logic circuit. The output of
the blocking oscillator is connected to an input of the information flip-flop
such that the output pulse will change the flip-flop from the reset, or O,
state to the set, or 1, state. The blocking oscillator is triggered by a
negative signal from the read amplifier to provide the output pulse, h nega-
tive signal from the read amplifier is, therefore, defined as a binary 1.
When a positive signal is applied to the blocking oscillator, no output pulse
occurs, and the information flip-flop remains in the reset state.
The following are the functional requirements of the circuit:
input--
Negative half sine wave, 100 nanoseconds in duration, 140 microamperes
peak amplitude.
Output--
a. Greater than +3 volts in steady state
b. Capable of drawin 9 100 microamperes from a load at 0.5 volts for
0.5 microseconds.
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Repitition ratew
6.25 kilocycles
Power-
Less than 0.5 milliwatts
The amount of input signal required to trigger the blocking oscillator
is specified in terms of current because the output of the read amplifier is
a current source. The input signal has a duration of I00 nanoseconds because
this time represents the minimum duration of the input signal. For an input
of shorter duration, more triggering current would be required.
3.2.3.1. DESCRIPTION. The blocking oscillator is shown in Figure 32. The
primary considerations in the design of the circuit are stability, triggering
level, output pulse width, and power requirements. The blocking oscillator
uses a transistor operated in the grounded-base configuration and a trans-
former to provide current gain such that when it is triggered, the loop gain
is greater than one for the duration of the output pulse. Except when trig-
gered, the loop gain of the circuit must be less than unity to maintain a
stable circuit. The primary reason for using this configuration is that
very low triggering levels are attainable with very low power requirements.
The grounded-base operation of the transistor is more desirable than a common-
emitter configuration because of its higher frequency response and lower in-
put impedance for a given bias condition. The only limitation on the trig-
gering because of the transformer is due to the winding capacitance.
+SV
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Figure 32. Blocking Oscillator
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The blocking oscillator basically goes through four separate states of
operation. Starting from the quiescence the triggering state occurs when
the input from the read amplifier is applied. After the circuit is triggered,
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there is the turn-off state which determines the pulse width of the output.
Following the turn-off state, there is the blockin_ or recovery, state with
the subsequent return to the quiescent state. Because of the importance of
achieving low triggering levels, the triggering mechanism will be described
first in order to show what limitations are imposed on the remaining design
requirements.
When a 1 is being read out, a negative signal is applied to the block-
ing oscillator. This signal must trigger the blocking oscillator so that
the output swings to ground to set the information flip-flop. Transistor
Q1 is class-A biased in the quiescent state by means of the 2.5-volt supply
providing emitter current through resistor R2. The collector of Q1 in the
quiescent state is at the five-volt supply level. To trigger the blocking
oscillator, the emitter current of Q1 must be increased by the triggering
source so that the loop gain becomes greater than unity and the transistor
will saturate. During this triggering time, diodes D1, D2, and D3 remain
back-biased, and capacitors C1 and C2 provide voltage isolation and negligi-
ble impedance to the triggering currents. An a-c equivalent circuit of the
blocking oscillator during the triggering is shown in Figure 33, where I T is
the triggering current source, Cs is the lumped transformer and transistor
shunt capacitances, and bib is the transistor input impedance. Resistor R2
- 218- 32
Figure 33. Equivalent Circuit of
Oscillator During Triggering
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and the magnetizing inductance are large compared to the rest of the shunt
paths and can be neglected. The equivalent current source 2_ie represents
the change of collector current times the turns ratio of the transformer,
which has a 2:1 current step-up ratio. The input impedance of the transis-
tor, hib , is inversely proportional to the emitter current. This variation
of hib allows the loop gain to be a function of the emitter current. In
the quiescent state, bib is greater than R1, and more than half of any 2_ie
current is shunted away from the emitter. When the emitter current, ie, is
increased by the triggering source, I T , the loop gain is increased because
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the percentage of the 2_. current shunted away from the emitter is de-le
creased. The loop gain will become unity when the 2_ie current is equal to
the sum of the emitter current and the current shunted away from the emitter
by R1. The frequency response limitation of the circuit is due to the shunt
capacitance, C . The emitter voltage must be increased (becomes more nega-
s
tive) to increase the emitter current to the point at which the loop gain
reaches unity. Thus, Cs must be charged to the change of emitter voltage.
For a given waveshape of triggering current, IT, an analysis is performed
to determine how much current is required in worst-case design to trigger
the blocking oscillator.
After the blocking oscillator is triggered, the feedback current in-
creases rapidly. Transistor Q1 saturates, and its collector voltage drops
below ground. Capacitor C2 is rapidly charged, and the feedback current
flows through the D1-R4 feedback loop. Diode D3 conducts when the collector
voltage goes below ground, and current is drawn through D3-R5 to set the in-
formation flip-flop. Capacitor C1 is also rapidly charged to the increased
emitter voltage and all of the feedback current flows into the emitter of
the transistor. During the initial portion of the pulse, the emitter cur-
rent will be 2_ times the collector current, and, _ being greater than 0.9,
the transistor is very heavily saturated. The emitter current will be con-
stant for the duration of the pulse, and the amount of the emitter current
is controlled by resistor R3 in the feedback loop. The collector current
increases linearly corrresponding to the linear increase of the magnetizing
current of the transformer. The transistor will remain saturated until the
collector current increases to _ times the emitter current, at which time
the loop gain through the D1-R3 feedback loop becomes unity. When the tran-
sistor comes out of saturation, the collector voltage begins to go positive,
which, in turn, decreases the current through the feedback loop to the emit-
ter. This regenerative action causes the output pulse to end very rapidly.
The secondary of the transformer is clamped above ground by diode D2 for the
duration of the recovery of the transformer. Diodes D1 and D3 remain reverse
biased until the blocking oscillator is triggered by the next 1 in a read
cycle.
After the blocking oscillator pulse has ended, there are two conditions
that must be met during the recovery to the quiescent state. First, the cir-
cuit must not retrigger itself, and, second, the circuit must recover to the
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quiescent state within 160 microseconds after the circuit is triggered be-
cause this amount of time represents the maximum duty cycle of the memory.
When the pulse ends, the secondary of the transformer goes positive. This
causes the emitter of the transistor to become reverse-biased because of the
Rd-C4 feedback loop. The R4-C2 and R1-C1 time constants are so small com-
pared to the R2 (Cl+C2) time constant that shortly after the pulse terminates,
the amount of the emitter reverse bias is determined by the amount of the
positive voltage swing of the secondary of the transformer, and capacitors
C1 and C2 act as a voltage divider. The emitter voltage then begins to de-
cay to its quiescent value because of the current being drawn through resis-
tor R2 with a time constant of R2 (Cl+C2). The magnetizing current of the
transformer is recovered through diode D2. When the transformer is recovered,
the voltage on the feedback loop goes from its clamped value to ground. This
negative voltage change is transferred to the emitter through C1. The cir-
cuit is designed such that when the transformer recovers, the emitter voltage
does not swing negative enough to retrigger the circuit. This is accomplished
by reverse-biasing the emitter sufficiently to prevent the transistor from
turning on when the transformer recovers. The pulse-to-pulse recovery re-
quirement is met by making the R4 (Cl+C2) time constant small enough to al-
low the transistor to return to quiescence by the time the next readout oc-
curs.
The quiescent-state design condition is that the bias current of the
transistor must be within certain limits as determined by the emitter cur-
rent which is supplied from the 2.5-volt supply through resistor R2. The
minimum emitter current determines the amount of triggering current required
because at the lower emitter currents the amount which the emitter voltage
must change to reach a loop gain of unity is increased so that the amount of
charge which must be supplied to the shunt capacitance Cs (Figure 33) is al-
so increased. The maximum emitter current is determined by the quiescent-
state stability criterion. The small-signal a-c equivalent circuit used to
analyze the quiescent-state stability is shown in Figure 34. Resistor R2
is large compared to hib, and resistor R4 is small as compared to the imped-
ance of C2 at the frequencies of interest; they are not shown in the equiva-
lent circuit. The impedance of capacitors C1 and C2 at the frequencies of
interest are appreciable and are included. Capacitance Cs represents the
lumped transformer and transistor capacitance; 2ai represents the equivalent
e
current source of the transformer feedback winding; Ls represents the primary
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Figure 34. Small-Signal Equivalent
Circuit of Blocking Oscillator
magnetizing inductance transformed to the secondary; and hib represents the
transistor input impedance. At a given frequency of 2am e the circuit will
become unstable when input impedance bib is lowered (corresponding to an in-
crease in bias current) to the value at which the current source 2am can
e
to and to the circuit elements shunting bib.supply emitter current i e hib
This instability occurs when the loop gain is equal to unity at the given
frequency. The Ioop gain is frequency dependent, which can be seen intui-
tively from Figure 34. At very high frequencies C will shunt most of the
' S
2am current away from hib, and at very low frequencies L will shunt moste ' S
of the 2am current from hib with C2 acting as a high impedance. Therefore,e
the loop gain will be very low at the very high and very low frequencies.
There is one frequency, defined as the resonant frequency, at which the loop
gain is maximum. The nodal equations are solved at this frequency to deter-
mine the minimum allowable value of hib to have a loop gain less than unity
in the quiescent state under worst-case conditions. From these equations,
the maximum allowable bias of the transistor is determined, which, in turn,
determines the minimum amount of triggering current required.
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3.2.3.2. CIRCUIT DESIGN. The design equations of the blocking oscillator
are solved in accordance with standard derating procedures unless otherwise
noted. The following is a list of the values of the components used in the
circuit of Figure 32.
Component
R1
R2
R3
R4
R5
C1
C2
Value Units
1.00 K ohms
124 K ohms
200 ohms
I0.0 ohms
2.51 K ohms
1000 picofarads
820 picofarads
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The transformer parameters used in the design equations are obtained
from the AT-4 transformer specification. The transistor parameters used
are obtained from the XT-173 specification, and the diode voltage drops are
derived in conformance with the 1N-3207 specification.
The quiescent-state stability requirement is determined by solving for
the resonant frequency of the circuit, and from this the minimum allowable
input impedance is determined. It is then shown that the bias condition is
such that the input impedance is never less than this minimum allowable value.
The resonant frequency of the circuit is determined by equation (58), where
is the resonant frequency and the rest of the parameters are as defined
r '
in conjunction with Figure 34. The derivation of this equation is given
under heading 3.2.4.3. of this report. In order to solve this equation under
worst-case conditions, it must be determined at what temperature the
2 C2(RlCl) 2 - C1L (Cs+C2) - L C2C
w = s s s (58)
r (R1C1)2LsC2Cs
worst-case stability requirement must be met. This will be explained in
conjunction with Figure 35, which shows plots of the temperature variation
of the maximum allowable emitter current to achieve quiescent-state stability
and of the maximum bias of the transistor in the circuit. The maximum bias
of the transistor increases with temperature because the variation of the
base-emitter voltage variation of the transistor decreases with an increase
of temperature. The variation of the maximum allowable emitter current is
primarily due to the temperature variation of the input impedance, hib , and
I
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-25 0 + 25 +50 2oo-s4
TEMP °C
Figure 35. Bias Versus Frequency
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the transformer inductance, Ls. The input impedance is directly proportional
to temperature, and the allowable bias current is, therefore, higher at the
higher temperatures. The transformer core loss, which appears as a resist-
ance shunting the 2_i source shown in Figure 34, decreases with temperature
e
and thus also makes the allowable bias current higher at the higher tempera-
ture. If it were not for the temperature variation of the transformer in-
ductance, the worst-case stability condition would occur at the lowest temp-
erature. The transformer inductance is practically constant for temperature
above 25°C, but below this temperature it decreases rather rapidly. This
decrease of inductance has the effect of increasing the resonant frequency,
er' as demonstrated by equation (5B), which in turn shunts more of the 2_i e
current through shunt capacitance C . Thus, the decrease of inductance has
S
the effect of increasing the allowable bias current and cancels the effect
of the variations of the transistor input impedance and of the transformer
core loss. Below 25°C there is practically no variation of allowable bias
current with temperature, and the stability equations are solved at this
temperature.
The worst-case value of _ is given by equation (59).
r
2 C2(RlCl) 2 - CIL (C +C2) - LsC2C s
= -- --s s (59)
r (_-TC__1)2_
Substituting the values of the parameters into equation (59) and solv-
ing
2 (900)(1.03×900)2XlO-30-(900)(O.55)(55+900)×lO-27-(O.55)(900)(55)XlO -23
|
I
I
I
I
1
I
!
I
I
I
r (1.03xgOO)2(O.55)(900)(55)XlO -45
2 1012= 11.4 x
r
(60)
Thus, the worst-case oscillation frequency is 0.54 megacycles. The
minimum allowable input impedance for quiescent-state stability is given by
equation (61). The derivation of this equation is also given under heading
3.2.4.4.
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I [I + u 2(RICI)2][1 + u 2L (2aC2-C2-C ]
r r S s (61)
hib = _ 2CI2RI[w 2L (C +C2) - I_
I r r S S
I The worst-case equation for determining the minimum allowable input im-
pedance is given by equation (62).
I [1 + u 2(_'C1)2_1 + u 2L'-(2_C2-C2-C )]
r r s (62)
hi----_b= w 2ClR2-_'1[_ 2_(C +C2) - 1]
r_ r S S
Substituting the values of the parameters into equation (59) and solv-
ing
I
[1+( 11.9) ( 1.03)2(900)2XlO-6J[l+( 11.9) (0.55) (2xO.95xgoo-900-55)XlO-3_
hib = lO-9X( 11.9) (900)2(1.03)[(11.9) (0.55) (900+55)x10 -3 - 1]! -
I
I
I
I
(63)
hib = 1.32 kilohms
This is the value of hib at which the loop gain will be equal to unity
in the quiescent state under worst-case conditions. To achieve quiescent
stability, the input impedance must be slightly greater than this value.
The minimum bib as a function of emitter bias current at 25°C is given in
equation (64). The input impedance has been derated five percent for life
of the minimum value given on the transisto_ specification. Solving equa-
tions (63) and (64) gives a maximum allowable emitter bias current of
I
I
I
I
26.5 i0-3 ohms (64)
hi__b- I E
to have quiescent-state stability
- 20.1 microamperes (65)
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The equation for determining the bias current of the transistor is
VEE - Veb (66)
IE = R2
where VEE is the 2.5-volt supply voltage and Veb is the emitter-base voltaqe.
The maximum emitter current is then
VEE - Veb
_ __ 2.6 - 0.5 17 5 microamperes (67)
IE R2 120 × 103 = "
The maximum emitter current is therefore less than the maximum allowable
emitter current and the quiescent-state stability requirement has been met.
The minimum trigger current is determined at the maximum operating temp-
erature, 50°C, because the input impedance is highest at the highest tempera-
ture. The higher input impedance means that the transistor must be turned
on to a higher current in order to reach a loop gain of unity, and the worst-
case conditions therefore occur at the higher temperature. The maximum in-
put impedance has been derated five percent for life, and at 50oc it is given
by equation (68).
40.0 10-3 ohms (68)
hib = IE
To determine the amount of triggering current required, it is necessary
to determine first the value of emitter current required to make the loop
gain unity. This will occur when the 2ai current is large enough to supply
e
the emitter current and the current to resistor R1. This is expressed by
V
e
2a(IE2-1EI) = (IE2-1EI) + R--I (69)
where IE2 and IE1 are the final and initial values of emitter current, re-
spectively, and ve is the change of the emitter voltage. Current IE2 occurs
at the end of the triggering current. The change of emitter voltage is de-
termined from the relationship
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I'
dv
e
= hib
le
(70)
such that from equation (68)
v e = 40.0 x 10-3 In Ie---_2
Iel
(71)
By combining equations (68), (69), and (71), the equation for determining
the value of emitter current required to make the loop, gain equal to unity
at the end of the trigger current is
/
m
40.0 x 10-3 In IE--_2= (IE2-IEI)(2a-I)
IEI
I al _
I Current IE1 :he qui, :at,
VEE - Veb n 4 0 64
I IR1 = __ = _ = 13.9 microamperes
_" R-2 128 x 10_
I substituting equation (73) into equation (72)
I × -3
in "E2 __= ('__ 13.OX i0-6) (2xo, 92_ 1)
.-v 13.9 x I0-- r_,-.
I Solving equation (74) for
I
I I_2 = 124 microamperes
I By substituting equation (73) and (75) into equation (71),
emitter voltage required to give a loop gain of unity is
'tl
(72)
is simply t minimum escent st e bias current at 50°C and
(73)
(74)
(75)
the change of
found to be
124 = 87.5 millivoltsVe2 = 40.0 in I3.----9 (76)
To determine the amount of triggering current required for a given waveshape
of triggering current the nodal equation for the circuit of Figure 33 must
be solved. It is desirable to solve this equation for a triggering current
whose waveshape is a half sine wave since this approximates the waveshape of
the output of the read amplifier. The change of emitter current, i e, as a
function of a change of emitter voltage is determined from the relationship
of equation (71)
= (e 25vi e IE1 -1) (77)
I
I
I
I
I
4
The nodal equation for the equivalent circuit of Figure 33 can then be writ-
ten as
V dV (e25 viTsin_ t =me+RI Ewesdt - (2a-l)IEl e-l) (78)
where T is the switching time of the triggering current and I T is the peak
value of the half sine wave. Because of the last term in equation (78) an
exact solution is impossible by using elementary techniques. A very close
approximate solution can be obtained rather easily however. It is known
that at time t = O, dYe/dE = 0 due to the presence of the shunt capacitance.
It is also known that at time t = T the desired solution has dVe/dt = O,
since this means that a loop gain of unity has been reached at the end of
the triggering current. The final value of the emitter voltage, v e, has al- ._
, is ob-ready been determined by equation (76) and the initial value of v e I
viously zero. The approximate solution to equation (78) of the form given
in equation (79) is suggested. The three terms on the right side of equa-
tion (78) are tabulated in Table 4 using T = 100 nanoseconds, which
I
re2,. __,
ve =-'_-tl-cos_) (79) I
I
I
I
I
I
I
I
corresponds to the minimum switching time of the output of the amplifier.
The input required to solve equation (79) is also tabulated and plotted
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in Figure 36, from which it can be seen that the tabulated input corresponds
very closely to a perfect sine wave.
A
0
120
I00
8O
6O
4o
2o
0
0
I I I I I I I I
PERFECT
TABULATED
INPUT
I I I I ! I t I
I0 20 30 40 50 60 70 80
TIME (NANOSECONDS)
Figure 36. Input Signals to Blocking Oscillator
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Table 4. Tabulation of Triggering Current
0
10
20
30
40
50
60
70
80
90
100
V (my)
e
O. O0
2.15
8.40
18.1
OU. 3
43.8
57.5
69.7
79.2
85.4
87.5
V
e (l_a)970
0.00
2.21
dv
e (Fa)550-12 d-_--
O. O0
23.3
(20.92-1) ( 13.9) (325v- 1) (t_a)
0.0
0.7
8.96
18.6
31.2
49.0
58.9
71.5
81.5
87.8
90.0
44.3
61.0
72.0
75.6
72.0
61.0
44.3
23.3
0.0
2
6
12
22
36
52
70
83
90
.5
.4
.6
.1
.0
.8
.0
.7
.0
95
I T
0.0
24.8
50.7
73.2
90.6
102.5
94.9
79.7
55.8
27.4
0.0
The peak value of the triggering current required for a loop gain of
unity is 103 microamperes. Generally, a 20-percent overdrive must be sup-
plied for a stable trigger. The minimum trigger current required is there-
fore
I T = 1.2 (103) microamperes = 124 microamperes (80)
which is less than required by the circuit specification.
The blocking oscillator must supply a pulse which has a minimum dura-
tion of 0.5 microseconds, and it must draw a minimum current of 100 micro-
amperes at 0.5 volts from the information flip-flop. When the blocking os-
cillator is triggered, the collector voltage goes from 5 volts to below
ground, as expressed by equation (81). The amount of current which flows
through the R3-D1 feedback loop is the emitter current of the transistor
during the pulse and is expressed by equation (02).
= V + Veb - V (81)VC CC ce
v
c
_- - VD1 - Veb
i = (82)
e R3
where Veb and Vce are the emitter-base and collector-emitter drops of the
transistor, and VD1 is the drop of diode D1. The collector current increases
from its initial value because of the magnetizing inductance of transformer
I
r
I
i
r
i
i
i
i
i
i
i V
_ e + _ t (83)i c
The pulse width is terminated when the transistor begins to recover from
saturation. If this recovery occurs at time T, equation (83) becomes
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V
i e (a-0.5) = _ T
(84)
By substituting equations (81) and (82) into (84) and solving for T,
the equation which determines the pulse width is obtained as follows.
LM (a-0.5) Vdl + Veb
T = (0.5 - ) (85)
R3 VCC + Veb - Vce
The minimum worst-case pulse width will occur at -20°C because of the
increased diode drops and the decreased magnetizing inductance. The worst-
case equation is
LM (_-0.5) _+m
T =m (0.5 - Vdl Veb ) (86)
R3 VCC + Veb - Vce
Substituting worst-case values
T = 1.6 x 10 -3 (0.89-0.5) (0.5 - 0.87 + 0.99 ) (87)
- 206 4.8 + 0.99 - 0.26
or T = 0.5 microseconds as desired.
The maximum pulse width is useful to know because this figure is used
to calculate the worst-case power requirements. The worst-case equation for
the maximum pulse width is
LM (a-0.5) Vdl + Veb
T = (0.5 - ) (88)
R1
-- VCC + Veb - Vce
The pulse width is practically constant for temperature variations above
25°C. The maximum pulse width can therefore be determined as occurring at
25Oc.
97
= 2.3 × 10-3(0.99-0.5) 0.67 + 0.70
194 (0.5 - 5.2 + 0.70 - 0.14 ) (89)
= 1.72 microseconds
Because of the large bit transients that occur during a write cycle, it
is possible for sufficient current to sneak through the output transistor of
the read amplifier to trigger the blockin 9 oscillator. If this sneak cur-
rent occurs, the information in the information flip-flop must not be changed
durin 9 the time the bit current is present because the information being
written would change. The method used to ensure that the flip-flop does not
change state is described in this report under heading 3.2.4. It is suffi-
cient at this point to state that it is necessary to limit the output current
of the blocking oscillator. This is accomplished by means of resistor R5 in
series with logic diode D3. Diode D3 is located in the blocking oscillator
module to provide isolation of the capacitance of the connection between the
blocking oscillator and the information flip-flop when the blocking oscilla-
tor is triggered. The output current of the blocking oscillator when the
load is at 0.5 volts is
05+. -V
I = Veb ce - VD3 (90)
o R5
where VD3 is the drop across diode D3. The minimum worst-case output cur-
rent, Io, is determined at room temperature because the temperature coeffi-
cients of Veb and VD3 cancel each other.
I
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m
0.5 + Veb - Vce - VD3
I = (91)
o R'-_
Substituting the worst-case values
0.5 + 0.56 - 0.2 - 0.59
= = 101 microamperes (92)
I--9-° 2.68 x 103
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which is sufficient to set the information flip-flop. It is necessary to
know the maximum output current of the blocking oscillator when the bit cur-
rent is present. The maximum load voltage during this time is 2.25 volts.
The worst-case equation is therefore
m
2.25 + Veb - Vce - VD3
I = (93)
o R5
Substituting and solving:
_-= 2.25 + 0.97 - 0.14 - 0.40 = 1.05 milliamperes (94)
o 2.53 × 103
After the pulse has terminated, the emitter is reverse-biased because
the positive voltage swing on the secondary of the transformer is coupled
through capacitor C2. When the transformer recovers, the negative voltage
swing on the secondary of the transformer, which is equal to the voltage
drop of diode D2, must not retrigger the blocking oscillator. By the time
the transformer recovers, the reverse bias on the emitter is determined only
by capacitors C1 and C2, which act as a voltage divider for the positive voltage
swing that occurred when the pulse terminated. When the transformer recovers,
the full negative voltage swing of diode D2 is transferred to the emitter
because resistor R1 is much larger than resistor R4. The voltage at the
emitter at the instant the transformer recovers is
v = C2 (Vcc + Vebl - Vce'
er C1 + C2 2 + VD2) - Veb 1 - VD2 (95)
I
I
I
I
I
where Veb 1 is the emitter-base voltage and Vce the collector-emitter voltage
during the pulse, and VD2 is the voltage drop of diode D2 during the trans-
former recovery. The R2 (C1+C2) time constant is very long in comparison
with the time required for the transformer to recover; thus, the decay of
the emitter voltage caused by this time constant can be neglected for pur-
poses of calculating Ver (see Figure 37). The circuit is designed so that
v is less than the amount of emitter voltage at which the transistor will
er
conduct any significant current. Expressed in worst-case terms
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TIME
C2 VCC + Vebl - Vce
= ( + ) (96)
Ver C-_+ C2 2 Vd2 - Vebl - VD2
This equation is solved at the lowest operating temperature because the
diode drops are largest at that temperature. Substituting the worst-case
values and solving
740 × 10-12
(1100+740)10 -12
(4.9 + 0.92 - 0.26
2 + 1.0) - 0.92 - 1.0
= -0.4 volts
100
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I Since _ is less than the voltage at which the transistor will begin
to conduct, the circuit
I To achieve pulse-t
to the quiescent state
I
(V - V + VCC + Vebl - V
I EE ebl 2
recovery time, T, in re er
the emitter voltage decays
reached. Solving for T
cannot retrigger itself and become free running.
To achieve pulse-to-pulse recovery, the emitter voltage must recover
to the quiescent state emitter voltage, Ve2. Equation (98) describes the
ce C2 e-T/R2(CI+C2)
Cl + C2 ) = VEE - Veb2
in reference to the 2.5-volt supply voltage, VEE, since
towards this value until the quiescent value is
(98)
I
I
I
I
I
T =-R2 (CI+C2) n
The worst-case recovery time is
T =-R2 (CI+C2) n
VEE - Veb 2
VCC + Veb I - Vce C2
VEE - Vebl + 2 C1 + C2
VEE - Veb 2
VEE - Veb I +
J
) C2(Vcc+Vebl-Vce
2(Ci+C2)
(99)
(100)
Substituting and solving
= - (128x103)(1100+900)10 -12 In
or
(101)
• 2.4 - 0.73
2.4 - 0.92 +
(5,1+0.92-0.14)900×10 -12
2(1100+900)10 -12
I
I
I
= 142 microseconds
Since _ is less than 160 microseconds, the pulse-to-pulse recovery re-
quirement is met.
i01
3.2.3.3. POWERSUPPLYREQUIREMENTS. The amount of power required for the
operation of the circuit is found by determining the steady-state power and
by averaging the transient power over the maximum duty cycle. The steady-
state power is determined by the transistor biasing. It is assumed for the
purposes of the power determination that the transistor a is unity, and the
PSS = IE (VEE+Vcc) (102)
collector supply voltage VCC must supply all the emitter current. In worst-
case calculations the steady-state power is
PSS = IE (VEE+Vcc) (103)
m
where I E is given by equation (67). The worst-case steady-state power is
therefore
PSS = 17.5 x 10-6 (2.6+5.1) = 0.13 milliwatts
The transient power occurs during the output pulse of the blocking oscilla-
tor. This power is supplied from the collector supply VCC and is determined
by the collector current as expressed in equation (83). If the transistor
is made equal to unity for worst-case power analysis, equation (83) can be
rewritten as follows
i
e (I + t)ie = T T (lO4)
I
I
I
I
I
I
I
I
I
I
I
where T is the pulse width of the output.
ing the pulse is
The average collector current dur-
3
= - i (105)ie-av 4 e
102
I
I
I
I
!
!
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!
!
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where i is expressed by equation (82). Equation (105) then becomes
e
3 (Vcc+Veb-Vce)/2 - Vdl - Veb
m
c-av 4 R3 (106)
In worst-case calculations
(G+Veb-Vce)/2 -3 - vdl Veb
ic-av 4 R3 (107)
Substituting and solving
3 (5.1+0.70-0.14)/(2-0.67-0.70)i
c-av 4 194 = 5.63 milliamperes
(108)
The average transient power in worst-case calculations is
VCC i T
c-av (109)
PT-av = TR
where TR is the minimum time between cycles (160 microseconds), and T is
1.72 microseconds as given by equation (89). The worst-case transient power
is therefore
= (5"1)(5"63-10-3)(1"72x10-6) (110)
160 x ]0 -6
I
I
I
l
I
or
PT-av = 0.31 milliwatts
Therefore, the total power requirement of the circuit is the sum of the
transient and steady-state power, or 0.44 milliwatts. In addition to this
power, the leakage current of the bypass capacitor on the 5-volt supply must
be included. For a derated leakage current of ten microamperes this adds
103
0.05 milliwatts to the above figure for a total power requirement of 0.49
milliwatts.
Because of the high sensitivity of the blocking oscillator, the follow-
ing filtering is provided in each blocking oscillator on the 5-volt supply
(Figure 38).
5V lO/_h 5V
POWER ..-_-._,u_ t ,,_ _ -CIRCUIT
SUPPLY 3.3/_ F 10,000 pf SUPPLY
--'_ ._ 2@5 -37
Figure 38. Filtering of Blocking Oscillator
Two bypass capacitors are used to provide good filtering at high fre-
quencies through the small capacitor, which has a much lower inductance than
the 3.3-microfarad capacitor; the 3.3-microfarad capacitor provides good
filtering at the lower frequencies.
3.2.3.4. DERIVATION OF EQUATIONS. The derivations of equations (58) and
(61), which are used to meet the stability requirements of the blocking os-
cillator, are set forth under this heading. Figure 34 shows the equivalent
circuit used to derive these equations. The nodal equations for this cir-
cuit are
j wC1
0 = eI (_]__l+ + jwC2) - e2 (jwC2)
hib i + j_CIR1
(111)
(1_2__
2aie = -el (jwC2) + e2 jCOLs + jwC + jwC2) (112)
These equations are written as a general function of frequency. The reso-
nant frequency _ can be determined from them, and the value of h. at which
r lb
the circuit becomes unstable can be found.
el (..._.l+ + jwC2)= .]wCl
e2 j_C-'-"_hib 1 + jwClRl
(113)
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Substituting equation (113) into equation (112)
(114)
1 (__1+ .i_Cl
2aie = el[-jwC2 + _ hib 1 + j_CIRI + wC2)(j_L + jwC s + jwC2)]S
Rearranging the terms of equation (114)
C + C2
el (--_L s
+-- C22aie hib w2C2L
S
je 1 [-wC2 + (
__
wC1 1
+ wC2) (-
1 + j_CIRI _2C2 L
S
--+
C + C2
S
C2
(115)
Instability occurs when the 2ai e
to hib, or, in equation form
source is large enough to supply i e current
el = iehib (116)
Substituting equation (116) into equation (115) and rearranging
ie[2a +
1 - _2L (C +C2)
S S .] _-
w2C2L
S
_Jiehib[WC 2 + _Cl + wC2 + ,]_2CIC2RI I - w2L (C +C2)s s ]
1 + jwCIRI _2C2 L
S
(117)
By multiplying numerator and denominator of the last term in equation (117)
by 1 - jwC1R1 equation (118) is obtained.
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-Jhib[_C2 +
1 - W2Ls(Cs+C2)
2a + =
w2C2L
s
(118)
[C1 + C2 + (wCIRI) 2 C2 - jmC12R1][I - W2Ls(Cs+ C2)]
[I + (_CIRI)2]wL C2
S
Equation (118) shows that the imaginary terms on the right side must
equal zero, which therefore divides equation (118) into two separate equa-
tions, (119) and (120). In terms of the circuit, this means that current
i e is in phase with current source 2ai e.
i - w2L (C +C2) _C12RI[1 - W2Ls(Cs+C2)]
2a + s s = -h (119)
_2C2 L ib [I + (wCIRI) 2] wL C2
s S
[CI+C2 + (wCIR1)2C2].[1 - w2L (C +C2)]
0 = wC2 + s s (120)
[1 + (wCIR1)2_L C2
s
Equation (119) can now be solved by h
meters and frequency w.
as a function of the circuit para-ib
[I + w2(RiCl)2][l + w2L (2_C2-C2-Cs)]
s (121)
hib = w2Cl2Rl[w2L (C +C2)-i]
$ $
This is equation (61), which is used to determine the maximum allowable
bias of the blocking oscillator transistor. The value of 2 to be used in
the solution of equation (121) is determined by the auxiliary equation which
relates w to the circuit parameters. From equation (120)
4 2 C2(R1C1) 2 - C1L (C +C2) - L C2C
w - w s s s s _ C1 + C2 = 0 (122)
(R1C1)2L C2C (RIC1)2L C2C
S S S S
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There are two values of 2 which satisfy the equation (122), one of
which is over 100 times larger than the other. These two values of w2 are
the values at which the derivative of the loop gain with respect to _ is
equal to zero, or, in other words, the maxima of the loop gain versus fre-
quency curve. The loop gain is an absolute maximum at the higher value of
w, which is therefore defined as the resonant frequency _ . In solving forr
mr, the last term of equation (122) can be neglected.
2 C2(R1C1) 2 - Oil (C +C2) - L C2C
= s s s s (123)
r (R1C1)2L C2C
S S
Equation (123) is identical to equation (58).
3.2.4. BIT DRIVER
Specifications
When information is to be written into the memory during a write opera-
tion, a current is passed down the plated wire. The waveshapes of the write
currents are shown in Figure 39. The timing of the bipolar waveshapes is
accomplished by the two bit clocks. The function of the bit driver is to
drive the bit current down the plated wire. If a binary 1 is stored in the
information flip-flop, the 1-bit current will be driven, and if a binary 0
is stored in the information flip-flop, the O-bit current will be driven.
Therefore, the bit driver must drive one of two current waveshapes, depend-
ing upon the state of the information flip-flop, whose amplitude is within
Accordingly, the following specification is written forthe defined limits.
the bit driver:
Inputs--
a. Two timing pulses sequentially applied at ground in the inac-
tive state and at 11.45 to 12.14 volts in the active state
b. Logic outputs of the information flip-flop
Output Current--
a. Bipolar waveshape
binary 1--positive followed by negative
binary O--negative followed by positive
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eL TIME
l I _
i _ 265-$1
TIME
Figure 3q. Waveshapes of
Write Currents
b. Amplitude
Positive current--35 milliamperes ±5 percent
Negative current--35 milliamperes ±5 percent
The tolerance on bit current for changes during the life of
the memory is ±5 percent. There is an additional tolerance
of ±11 percent due to initial tolerances on all the components
in the drive circuits. The operating point was selected to
maximize operating margins and only the change with aging is
significant with respect to the operating margins given in
Section 5.
c. Rise Time
50 nanoseconds (maximum)
Maximum Average Power--
0.65 milliwatts
3.2.4.1. DESCRIPTION. The circuitry involved in the design of the bit
driver is shown in Figure 40. Resistor RL represents the resistance of a
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40T :
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R3 R4
D6t t D7D9 DIO
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265-30
Figure 40. Schematic Diagram of
Bit-Driver Circuitry
plated wire and of the dummy wire. Resistor RM represents the resistance
of the bit-sense matrix, and R D is a resistor which provides some cancella-
tion of the bit transient to reduce the loading effect of the read amplifier
on the bit current. Resistor RA is the input impedance of the first stage
of the read amplifier. The AT-3 transformer consists of windings on two
separate torroids as indicated by the separation in Figure 40. The AT-3
transformer, diodes D1 through D4, and resistors R1 and R2 are packaged in
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the read amplifier module. The rest of the components are packaged in the
information register module. Transistors Q1 and Q2, diodes D9 through D14,
and resistors R7 and R8 are components forming the information flip-flop.
Only that portion of the information flip-flop necessary to the understand-
ing of the operation of the bit driver is shown so that the logic inputs and
outputs to the flip-flop are not shown in Figure 40. When one of the tran-
sistors in the flip-flop is conducting, the other is nonconducting. When the
bit clocks are not present, diodes D5 through D8 are reverse-biased, thereby
providing isolation between the flip-flop and the connections between the
information register module and the read amplifier module. Because of the
symmetry of the circuit, the method by which the bit current is derived can
be explained with reference to only one of the bit clocks and by showing
only the half of the flip-flop which is conducting current. Assuming that
transistor Q1 is conducting before the bit clock is applied, Figure 41 shows
only the portion of the circuitry which will be conducting current before or
during the application of bit clock 1. Diodes D1 through D4 provide winding
isolation so that the windings to which a bit clock is applied are not short-
circuited by the windings to which the other bit clock is applied. The load-
ing of the read amplifier is small and will be ignored for the present. The
only effect of this loading is to increase the percentage of variation of the
bit currents.
Referring now to Figure 41, prior to the application of the bit clock
in a write cycle, diodes D5 and D7 are reverse-biased. Transistor Q1 is
saturated with the base current supplied through resistor R7 and the collec-
tor current supplied through RS. Whether or not Q1 is conducting is deter-
mined by the information to be written into the memory because during a write
cycle, the information flip-flop is used to store the information until it
is written into the memory by the bit current. If Q1 is conducting, a 1 is
to be written. When the bit clock is applied, current I 1 flows through diode
D1 to the collector of Q1. Transistor Q1 must remain saturated when I 1 flows
into the collector, but the base current from resistor R7 by itself is too
low to maintain this condition. For this reason, additional base current
(I 2) is supplied from the bit clock through diode D4. Therefore, the current
level of the flip-flop is increased by the bit clock so that the bit current
can be derived without amplification of the flip-flop current. The bit cur-
rent 14 is one half of the 13 current, ignoring the loading effects of the
read amplifier, which, in turn, is four times the difference between the
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Figure 41. Partial Schematic
Diagram of Bit-Driver Circuitry
Q
I 1 and 12 currents. Resistors R1 and R2, which have the same resistance,
and resistor R4 are chosen to have the desired value of bit current. Cur-
rent 12 is made large enough to keep Q1 in saturation in worst-case condi-
tions. When the current level of the flip-flop is increased by the bit
clock, the nonconducting transistor must remain nonconducting. This is as-
sured because the voltage at the anode of diode D5, which is only the sum
of the diode drop and the collector-emitter saturation voltage of Q1, is in-
sufficient to overcome the diode drops of D6, D13, D14, and the base-emitter
drop of Q2; thus, the base current to the nonconducting transistor is negli-
gible.
iii
Bit clock 2 is applied immediately after bit clock 1 is terminated, and
the operation of the circuit is identical to that described above except
that the I 1 and 12 currents flow through the windings to which bit clock 2
is applied. Since these windings have the polarity markings reversed from
the windings to which bit clock i was applied, the polarity of the bit cur-
rent is reversed. Therefore, when transistor Ql is conducting, the bit cur-
rent is a bipolar waveshape comprised of a positive current followed by a
negative current which writes a I as desired. If the flip-flop is in the
reset, or 0 state, transistor Q2 is conducting, and the I l and 12 currents
flow to its collector and base, respectively. Therefore, the application
of the bit clocks causes a bipolar bit current whose polarities are reversed
from the condition in which the flip-flop is in the l state, and a 0 is
written.
Resistors R5 and R6 are used to maintain the collector of the off tran-
sistor at 12 volts so that the diode in series with the collector remains
reverse-biased when the bit clock is applied. This isolates the capacitance
of the off transistor from the active portion of the circuitry, thereby im-
proving the rise time of the bit current. The primary limitation on the rise
time is the method by which the transformer is wound. If the windings are
very closely coupled, the rise time is fast because of the low leakage in-
ductance between the windings to which the bit clocks are applied and the
ten-turn secondary winding, but an overshoot will occur if the capacitance
between the windings is too high. Accordingly, the transformer is wound
such that the capacitance does not cause bit current overshoots, and the
rise time is limited by the leakage inductance to approximately 50 nanosec-
onds.
3.2.4.2. CIRCUIT DESIGN. The design of the bit driver requires that resis-
tors R1 through R4 be determined to achieve the desired bit current and to
assure that the on transistor in the information flip-flop remains saturated.
The following is the component list for the bit driver:
R1 412 ohms
R2 412 ohms
R3, R4 1.87 K ohms
DlmDIO 1N3207
Dll--D14 MC-456
Q1, Q2 XT-169
ll2
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Standard deratin9 is used in the design unless otherwise noted. The
determination of the bit current and its tolerance is done primarily by de-
termining currents I 1 and 12 (Figure 41). This is done by determining the
diode drops in the current path and by applying Ohms law. Equations (124)
through (126) give the nominal and worst-case values of currents I 1 and 12.
These equations ignore temperature effects and the loading effect of the
read amplifier, both of which can be considered separately to determine the
bit-current tolerance. The diode drops have only been derated ten percent
for life in determining the current tolerance. This is felt to be justified
since the probability that they would all go to their worst-case values is
very small.
8.92 8.92
- = 21.7 milliamperes (124)Ii = RI 412
_ 9.94 9.94 _ 24.1 milliamperes (125)R1 412
_ 7.90 7.90 = 19.2 milliamperes (126)Ii R1 412
9.5O 9.50
- = 4.2 milliamperes (127)I2 - R2 + R4 2282
I 10.10
2 = R2 + R4
!
_ 10.10 _ 4 4 milliamperes (128)
2282
8.9O 8.90
I2 - R2 + R4 2282 - 3.9 milliamperes
(129)
I
I
I
I
I
The bit currents are therefore
Ibi t = 2(Ii-I 2) = 2(21.7-4.2) milliamperes = 35 milliamperes
Ibi t = 2(Ii-I 2) = 2(24.1-3.9) milliamperes = 40.4 milliamperes
Ibit = 2(I -I--) = 2(19.2-4.4) milliamperes = 29.6 milliamperes1
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(130)
(131)
(132)
The actual variation of the bit current is somewhat less than calcu-
lated in equations (131) and (132) since the variation of the stabilization
effects of the diode resistances and the load resistance have been iqnored
for ease of calculation. The loading effect of the amplifier will occur if
there is an unbalance between the resistances in the plated-wire path and
the dummy-wire path. Note that the matrix resistance, RM, is the resistance
of the matrix transistors to the larqe bit currents and is lower than the
small signal resistance it presents to the plated-wire signal. Resistance
RM is determined from the VCE specification on the matrix transistors. Re-
sistor RD is chosen to be approximately the same as the minimum RM so that
the plated-wire signal loss is kept small. Therefore, the loading effect
of the amplifier will only affect the minimum bit current tolerance which
occurs when RM is maximum. Furthermore, the loading will only occur on the
negative bit current. The read amplifier impedance is only low when a posi-
tive voltage appears on the 40-turn windinq because this turns the input im-
pedance of the first transistor stage in the amplifier to a low impedance.
Resistance RA then becomes approximately lO00 ohms (resistor R2 of Figure
30). The minimum negative bit current then becomes
RA + 50(RD+R L)
-Ibi t = 21bi___._t_t2RA + 50(2RL+RD+R-'MM) (133)
Substituting and solving
1000 + 50(3.8+4.5) milliamperes (134)
-Ibi t = 2 × 29.6 2000 + 50(9.0+3.8+8.0)
= 27.8 milliamperes
The variation of the bit current with temperature is very small and
can be ignored. The variation of the bit current with temperature is caused
by the change of the voltage drops across the diodes in the I 1 and 12 current
paths (Figure 41). Current I 1 increases with an increase of temperature be-
cause of the negative temperature coefficient (T.C.) of diodes D1 and D5,
but I2, which is subtracted from I 1 when determining the bit current, also
increases because of the temperature coefficient of diodes D4, D7, Dll, D12,
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and the base-emitter diode of transistor Q1. Assuming all of the diodes
have a T.C. of 1.8 millivolts/°C, the change of bit current for a 40°C change
of temperature is
2 (T.C.) AT 5 (T.C.) AT
Albit = R1 - R2 + R4
= 2(1.8×10 .3 ) 40 __ 5(1.8X10 -3) 40 (135)
412 2282
= 0.21 milliamperes
The actual variation is less than this because the T.C. of the MC-456 diodes
is higher than that of the 1N3207 diodes. The bit currents can therefore be
expressed as
+Ibi t = 35, ±5.6 milliamperes
-Ibi t = 35, +5.6, -7.2 milliamperes
or, in terms of percentage
+Ibi t = 35 milliamperes, ±16 percent which is ±5 percent for aging and
±11 percent for initial tolerance.
= 35 milliamperes, +16 percent, -20 percent which is ±5 percent
-Ibit for aging and +11 percent, -15 percent for initial tolerance.
%
As mentioned under the description of the read amplifier, it is possi-
ble for the blocking oscillator to be triggered because of the bit transient
sneaking through the last stage of the read amplifier. If the information
flip-flop is in the reset state, a 0 is being written, but if the blocking
oscillator is triggered, the output current of the blocking oscillator turns
off the conducting transistor. To avoid this possibility, the 12 current is
made large enough to supply both the base current of the conducting transis-
tor and the output current, I o, of the blocking oscillator. The minimum base
current to the conducting transistor is
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Ib = 12 - I° (136)
where I is given in equation (94), and 12 is given in equation (129).O
Substituting and solving
I
b = 3.9 milliamperes --1.05 milliamperes = 2.85 milliamperes (137)
The maximum collector current I
c
maximum circuit beta is
is I 1 of equation (125). Therefore, the
m
I
c = 24.1 = 8.5
Bcct = I-_ 2.8---5
(138)
To keep the conducting transistor in saturation the maximum circuit beta
must be less than the minimum transistor beta, which is 12; this require-
ment is met as shown by equation (138). The output current of the blocking
oscillator could set the flip-flop after the bit current terminates, but
since the flip-flops are always reset before the next memory cycle, the
change of state becomes irrelevant.
The circuit requires no steady-state power since all the power is sup-
plied by the bit clocks. The average power of the bit driver is simply
p = Es(Ii+I2 )
TR
where Es is the 12-volt supply voltage, T R is the time between write cycles,
and T 1 and T2 are the pulse widths of bit clocks 1 and 2, respectively.
Substituting and solving
(0.1+0.2) x I0-6
160 x 10-6
x 10-3 = 0.65 milliwatts (140)
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P = 12.24 (24.1+4.4)
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3.3. WORD SELECTION AND COUNTER CIRCUITS
The memory counters have been designed for a low-power aerospace mem-
ory operating with a maximum counting rate of 160 microseconds (memory bit
rate of ten microseconds). The information under this heading is concerned
with the design of the A-counter and driver, B-counter and driver, P-counter
and driver, A amplifier, and line current regulators.
3.3.1. DESCRIPTION OF OPERATION
3.3.1.1. WORD SELECTION CIRCUITS. The word lines are selected by means of
the configuration shown in Figure 42. Each word line contains 12 words tak-
ing advantage of the nondestructive readout property of the plated wire to
+ 12V
E
CURRENT
I5
= : l
m
N
+12V
D
B3,4 B29, 30,3t
_ I
+12V
ii i=,
Figure 42. Word-Line Selection Matrix
A-COUNTER
A -DRIVER
REDUNDANT
DIODES
LINE DIODES
WORD LINES
B - SWITCH
B-COUNTER
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reduce power consumption and minimize component count. Selection of a word
line is done by means of a diode matrix. The matrix includes a redundant
diode for every four diodes to prevent a complete loss of the memory if one
of the line diodes should become shorted. It can be shown that by using
this redundant diode a failure of one of the line diodes allows a maximum
of 4/512 of the memory to become inoperable. These diodes are also used to
decrease the effective capacitance on the A driver end of the word line.
The memory has 32 B switches and 16 A drivers, which allow one of 512 word
lines to be selected. A ring counter was used to cycle and drive each set
of edge drivers and switches. The standby power for the A and B ring
counters is 12 milliwatts total.
3.3.1.2. B-COUNTER SWITCH. Figure 43 shows the B-counter-switch circuit.
The individual stages of the counter are made up of complementary pairs of
transistors connected in a regenerative configuration. The counter is
cleared by pulsing the clear and set inputs. When cleared, the first stage
is turned on, and the remaining stages in the counter are turned off. The
counter is thus placed at a count of 1 in the standby state. In the standby
state the anode and gate currents (I65 , I 1) are 250 microamperes. Current
I65 is the hold current for the counter, and I 1 is used to propagate the 1
count through the ring. Note that in the standby state driver transistor
Q69 is off. Transistor Q69 is turned on when a power pulse is applied to
Q66. Transistor Q66 conducts and provides a current of 150 milliamperes
used to put transistors Q1 and Q2 in a hard loop (increase current level at
which the regeneration is occurring). The turning on of Q69 causes its as-
sociated group of word lines to be brought to ground potential. The power
pulse has a duration of 500 nanoseconds. After the power pulse ends, the
counter portion of the circuit is stepped by a pulse applied to Q65. Tran-
sistor Q65 conducts and diverts the holding current I65 to ground. Transis-
tors Ol and Q2 are turned off, and a positive pulse is coupled to the NPN
transistor of the succeeding stage. When the step pulse ends, the anode
line is returned to a positive potential by I65. The stage which is turned
on by the positive pulse from the previous stage is held on by holding cur-
rent I65. Stage 2 is illustrated in Figure 43; since it operates basically
the same way that the other 31 stages operate it is not necessary to discuss
this stage.
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3.3.1.3. A-COUNTER AND DRIVER. The counter portion of the A-counter and
driver (Figure 44) is identical to that of the B-counter and driver except
that the driver portion uses two transistors (Q3 and Q4 in stage 1) instead
of one. The circuit operation is also similar in that a power pulse is
applied to the circuit to establish a high-current loop in the selected
stage. Assumin 9 that stage 1 is selected, the stage receives a power pulse
via Q66, and while this pulse is present a current pulse is applied to the
emitter line via the base regulator circuit. This pulse turns on Q3 and Q4
allowin 9 current to flow down the word strap. The word current pulse has a
duration of approximately 150 nanoseconds and a rise time of 35 nanoseconds.
Unselected stages are reverse-biased by +12 volts from the counter circuit
to prevent any possible sneak currents from flowing.
3.3.1.4. P-COUNTER AND DRIVER. The means of selecting a word within a word
line is performed by the P-counter and driver (see Figure 45). This counter
is a 12-stage counter and selects a group of 16 bit-sense matrix circuits
out of 192 circuits. The P-counter portion of the circuit is identical to
the A-counter and B-counter described previously. The driver outputs of
this counter driver are positive and negative 6-volt signals that supply
current to the bases of the matrix transistors. The push-pull output is
developed by means of a bipolar wound transformer.
3.3.1.5. MISCELLANEOUS WORD SELECTION CIRCUITS. The remainin 9 circuits
that are required in the counters are the set and clear circuits. These
circuits, as the name implies, are used to clear the A-counter, B-counter,
and P-counter to the first address. These circuits are typical and should
require no explanation.
The final circuits required for word selection are the regulators.
These circuits are used to regulate the word current. They are connected
into the system as shown in Figure 42. Appreciable power has been saved in
these circuits since they are pulsed on and off.
3.3.2. SPECIFICATIONS FOR CIRCUITS AND COMPONENTS
Under this heading are presented the specifications for the various
circuits and components.
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3.3.2.1.
3.3.2.2.
3.3.2.3.
COUNTER CIRCUITS.
Signal B-Counter
Input step pulse
Pulse width l_s
Current 0.5 ma
Voltage +5V
Polarity Positive
Hard pulse
Pulse width m
Current m
Voltage
Polarity
Drive pulse
Pulse width 280 ns
Current 40 ma
Voltage 12V
Polarity Positive
Clear pulse
Pulse width 25_s
Current 5 ma
Voltage 5V
Polarity Positive
Circuit
A-Counter
l_s
0.5 ma
+5V
Positive
280 ns
5 ma
12V
Positive
150 ns
180 ma
24V
Positive
25_s
5 ma
5V
Positive
P-Counter
l_s
0.5 ma
+5V
Positive
2.1_s
5 ma
12V
Positive
2.1_s
60 ma
12V
Positive
25_s
5 ma
5V
Positive
TRANSVERSE CURRENT CIRCUIT.
Amplitude:
Rise time:
Pulse width:
Rate:
860 milliamperes
35 nanoseconds ±5 nanoseconds
150 nanoseconds
160 microseconds
COMPONENTS.
Power Supplies
+12, +5, -2.5 volts
±1% supply regulation
±1% d-c distribution
±2% transients
Semiconductors
Line Driver:
Counter (PNP):
Counter (NPN):
Line Diodes:
Logic Diode:
Redundant Diode:
2N2477 (selected)
2N2828 (selected)
2N2501 (selected)
1N3207 (selected)
1N3207 (selected)
FDS 622 (selected)
123
Maximum diode drops and transistor saturation voltages as given in the
specifications are derated in accordance with the Aerospace Memory Component
Derating Report (Technical Report No. 238-1Rev. A 8/1/63) except where
noted.
3.3.3. DESIGN EQUATIONS
The steady-state equations will be expressed showing the calculations
used to check the operation of the circuit. These calculations are not to
determine the optimum operation of the circuits but rather to check the
values chosen using worst-case values. In many cases the requirements of
the circuits can be met so easily that worst-case values will be chosen that
could not possibly exist. Such assumptions make the circuit more reliable
and simplify the amount of calculations necessary by an order of magnitude.
3.3.3.1. B-COUNTER AND DRIVER. To understand the operation of the circuit,
refer to Figure 46. In the standby configuration (a), the amount of current
in the emitter of the PNP is equal to the current in R1. Assuming the cur-
rent in each branch is two units and divides as shown, the beta required by
the circuit is 3. Other combinations of current division will also allow
PUN. 2UN.
ANODE R $
GATE
:SUN.
lU
CATHODE
4UN.
_T :3:']_
_B CKT : 3
a. Standby
Figure 46.
_T --I I_CK T : I
_B =I
b. Pulse
265 -S_
Basic Counter Configuration
the circuit to operate with both lower and higher circuit betas. Since this
is a minimum beta condition required for proper operation, the other combi-
nation need not be discussed. Figure 46 (b) shows an equivalent circuit for
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the drive pulse condition. Since the drive current is much higher than the
standby current the current in the R branch is negligible and therefore can
be neglected. Here it is found that all that is necessary for proper opera-
tion is to have _CKT>I. Both transistors have been specified as follows:
25°C, NPN and PNP
hFE = 10 I c = 200 mieroamperes VCE < 0.3
hFE = 10 I c = 150 milliamperes VCE < 0.4
If now we derate the transistor for variations due to temperature and
life:
hFE
EOL
= hFE × effect of life × effect of temperature
= 10 × 0.6 × 0.66 = 3.9
The above straightforward equations show that the minimum beta requirements
are met for both the 200-microampere and 150-milliampere levels.
All requirements on breakdown voltages for the transistors and diodes
have been derated by a minimum of 2 (see Table 5).
It
' CE
VBE
VBC
Table 5. Breakdown Voltages
NPN PNP
Actual Spec.Actual Spec.
12 25
2.5 6
14.5 30
3,5
Diode
protected
14.5
25
4
30
The B-counter and driver is shown in Figure 43. We can now proceed to
check the choice of component values that have been specified for the cir-
cuit.
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IStandby Condition. The first item that we can check is the maximum forward I
bias on the B line driver in its standby state, and the worst-case circuit
beta for the standby condition. I
_S - Vce _S - (VD+VBe+Vce) I
•-:-- --2+ ------2
Since R65 = R1 and assume drops are zero.
|
.-- 2(Vs) 2(1.04)(12)
|
"7"--
iH
VBe69
= 504 microamperes.
-- = (504×i0-6)(150xi.03) = 78 millivolts
I
I
I
i A
VBe 2
V__S - (VD+VBe2+VCel)
R65 + R64
= 1.2(0.6) + 2.5(50) = 0.72 + 0.125 = 0.9
= 1.2(0.8) + 2.5(50) = 0.96 + 0.125 = 1.1
I
I
I
VCel
i
A
iA
= 1.3(0.3) = 0.39 = 0.4
0.97(12) - (0.9+!. !+o:4/
1.03(51. Ik+o. 15k)
= 172 microamperes
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11.5 - 2.4
52.8
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If we assume that the current divides as shown in Figure 47a then the
circuit beta would be:
10040__._.22x_ = 5.6
_CKT 100 72
Using the end-of-life values for the transistors as 3.9, the circuit
beta would be 15.2(3.9×3.9). This shows that the circuit requirement is
much less than the available beta.
412_A_
(
tOOFA_
265-S8 A
402FA
)
504FA
Fiqure 47a. Basic B-Counter Confiquration
Drive Condition. It is possible also to calculate the operation of the cir-
cuit during the drive state. These calculations are as follows:
VSS = 1.04(12) = 12.5 volts
YS = 0.96(12) = 11.5 volts
I
I
I
I
I
i =i +i
e66 b66 c66
VBe
• = i - R6--_lb69 c66
_ + VCe I + + VBC69= VBe 2
m
VCe 1 = 1.3(0.3) = 0.39
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YBe2 = 1.2(1.35) + 2.5(50) = 1.62 + 0.125 = 1.745
VBe69 = 1.2(1.5) + 2.5(50) = 1.8 + 0.125 = 1.925
VAA= 1.4 + 0.39 + 1.745 + 1.925 = 5.46 volts
VA - _VD + VCe + VBe2 +-_-69V
VD = 0.8(0.9) - 2.5(75) = 0.72 - 0.1875 = 0.532
VCe I = 0.9(0.1) = 0.090
VBe2 0.8(1.2) - 2.5(75) = 0.96 - 0.1875 = 0.772
VBe69 = 0.8(1.2) - 2.5(75) = 0.96 - 0.1875 = 0.772
VA = 2.166 volts 2.166
= +IR
VS Vce66 + VA + leRc c c
= + VA + I R + I R - IBR cVce e e e c
I
I
I
I
I
I
I
I
I
I
I
VS = Vce66 + VA + le(Re+Rc ) - IBRc
= VBe66 + IBR BVS + VA + leRe
IB66 = RB
VS - VBe66 - VA - IcRe
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I
!
I
I
I
VS=V
ce66
R
+R ) - c [Vs_VBe66_VA_IeRe]+ VA + Ie(Re c _BB
Vs=V
ce66
R R R
+R ) - c c (VBe66+V A c+VA+Ie(Re c _BVS+_B ) +'_B I Re e
VS - V
ce66
R R R
c c (VBe66+VA) (R +R ) + I (___cRe )
- VA + RBB VS - _BB = le e c e RB
R R
_ VA + c (Vs_VBe66_VA) (R +R + c )VS - Vce 66 _ = Ie e e _ Re
I
e66
R
C
VS - Vce66 - VA + _ (Vs-VBe66 -VA)
R
R +R + x--CR
e C tin e
ID
I
e66
"_S- Vce
R
¢
- V-_A+ _BB (Vs-Vee-VA)
R
_&
+R +_B RR...& ..._qc .._ge
I
e66
46.4
12.5 - O.18 - 2.16 + _ (12.5-1.1-2.16)
46.4
0.97(10+46.4 + _ x 10)
I = 220 milliamperes
e66
I
e66
R
VS - _Vce - V'_ + _-'9-c(Vs-VBe-V A)
RB
m
R
+ + (E-)
e c _ e
,%
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46.4
11.5 - 0.5 - 5.46 + 17"---_
I =
e66 1.03(10+46 4+ 46.4
" 178
(11.5-1.5-5.46)
xlO)
I = 110 milliamperes
e66
: + VA + I (R +R ) - IVS Vce e e c BRc
= + IBR BVS VBe + VA + IeR e
VS - VBe - VA - IBR B
I =
e66 Re
Vs-V Be_VeA-IBRB 1VS = Vce + VA + (Re+R c) - IBR c
I
I
I
I
I
1
R +R Re+R c I
VS : Yce + VA + (_)(Vs-VBe-VA) - _ (IBRB) - IBR c
e e
VS : Vce + VA + (-_)(VS-VBe-VA)e - IB _ee c + Rc
R +R
Vce + VA + (---_)(Vs-VBe-VA) - VS
e
IB6 6 = RB(Re+Re )
+R
R e
e
Minimum and Maximum Load on Input
IB6 6 =
e c
Vce + VA + (_)(Vs-VBe-VA)_ - VSS
e
RB(Re+R c)
+R
R c
e
130
I 0.8 + 2.16 + (
I IB66 =
I IB66
!
Vce
IB66
10+46.4
i0
)(12.5-1.1-2.16) - 12.5
0.97178(46.4 +10 )
10
41.7 milliamperes
R +R
+ VA + (e____£c)(Vs_VBe_VA) _ VS
e
RB(Re+R c)
+R
g-- c
e
+ 46.4
!
IB66 =
!
i iB6___66:
10+46"4)(11.5-1.5-5.46) - 11 50.5 + 5.46 + ( 10
1.03178(46"4+I0) + 46.4
i0
17.7 milliamperes
Minimum and Maximum Base Current to Driver
VBe69
• = i -T
lb69 e66 -
• = 110 -
lb69
1.925
0.97(150)
i. = 96.75 milliamperes
b69
I ° •
lb69 = le66
!
VBe69
R
"i = 220 - 0.772
b69 1.03(150)
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• = 215 milliamperes
lb69
Check reverse bias on T2 of next stage
V
c2 = VBe69 + Vce 2
= 1.925 + 0.39 volts
V = 2.315 volts
c2
VS = 2.5(0.96) = 2.4 volts
VBT2 = V_SS-_leakage x R-'2
= 2.4 - (IXlO-6)(121x103)(l.03)
VBT 2 = 2.275
i
I
I
I
I
1
This also is acceptable since it does not exceed O.1 volt.
3.3.3.2. A-COUNTER. The operation of the A-counter in the standby state
is exactly the same as that of the B-counter. A difference arises between
the two counters only during the drive state, In the B-counter it was pos-
sible to neglect the amount of current flowing into the gate terminals dur-
ing the drive state (because only the hold current was flowing). While in
the A-counter a maximum worst-case pulse current of 21.6 milliamperes is
driven into the gate terminal from the base of the A amplifier while a hard
loop current of 14 milliamperes is present. In this case a circuit _ less
than 6.25 is required (see Figure 47b). These values will be calculated in
the following paragraphs. Refer to Figure 44 for the A-counter schematic.
Drive Condition. Equation where applicable will be carried over for the de-
sign of the B-counter.
I
I
I
I
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14MA
ANOD_
t4MA_{
21MA4M__A GATE
SMA
ATHODE
_CKT = 2.5 x 2.5 : 6.25
265-50 II
Figure 47b. Basic A-Counter Configuration
VBe = 1.2(1) + 2.5(50)mv/OC = 1.4 volts
V--D= 1.2(1) + 2.5(50)mv/°C = 1.4 volts
q
V
ce
= 1.3(0.38) = 0.5 volts
= 1.4 + 0.5 + 1.4 + 1.4 = 4.7 volts
VA = VD + Vce + VBe + VD
VBe = 0.8(0.5) - 2(75)mv/°C = 0.2
I
I
I
I
I
v D = 0.8(0.5) - 2(75)mv/°C = 0.2
V
ce
= 0.9(0.11) = 0.1
YA = 0.2 + 0.1 + 0.2 + 0.2 = 0.8 volts.
The following equations are carried over from the design of the B-counter.
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I
e
VS - Vce
R
C
- VA + _BB (Vs-VBe-VA)
R
R +R + _C(R)
e c _ e
I B =
V
ce
R +R
e c
+ VA + (--_----)(Vs-VBe-VA) - Vs
e
RB(Re+R c)
+R
R c
e
Minimum and Maximum Hard Loop Pulse
I
e
_SS- Vce
R
C
- V-_A+ _BB (VS-VBe-VA)
R
¢
+R +_B RRe c e
using at 20 milliamperes
v =0
ce
VBe = 0.8(0.9) - 2.5(75xi0 -3) = 0.53
m
V
ce
=1.3(0.2)=0.26
m = •VBe 1.2(1 i) + 2.5(50xi0 -3) = 1.45
I
I
I
I
I
I
I
I
I
I
I
d
R = 51.1 ohms
e
R = 464 ohms
C
RB = 2.37 kilohms
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II Ie66 27.2 milliamperes
E-
l Vs- _ce- _ + _c (Vs__---___)
_ Ie
g-'+ g-+ _R
e c _BB e
!
I
I
11.5 - 0.26 - 4.7 + 464
2.37K (11.5-1.45-4.7)
4641.03 51.1 + 464 + 2.37------K
I = 14.1 milliamperes
e66
(51.1)}
Maximum Possible Current into Gate (Collector T2)
I _ = VD + VBe + TRBT 3 + Vce
m
I _S _ (VD+VBe+Vce+VD)
IB 3 RB
+ VD
I
I
i
IB3
m
IB3
12.5 - (0.2+0.2+0.1+0.2)
0.97(560)
= 21.6 milliamperes
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IMinimum and Maximum Load on Input I
+R I
_-+VT. + ( e C)(v -v -v ) -v
ce A _e S Be A S
- ° I
0.26 + 4.7 + (_)(11.5-1.45-4.7) - 11.5 )
In . _._½370(51.]+464), ..._
I = 1.9 milliamperes
B66 I
R +R
e c
Vce + VA + (_)(Vs-VBe-VA) - VS
_ _ e
RB(Re+R c)
+RR c
e
,5 I. 1+464,
0 + 0.8 + t _y?[ _(12.5-0.53-0.8) - 12.5
0"97{ 2'37K(51"1+464)+51.1 464}
I
I
IB6 6 = 4.25 milliamperes
Check reverse bias on T2 of next stage.
Since the change in VC2 during pulse time is not as great as in the B-
counter it can be concluded that this part is good. This then compietes
the design of the A-counter. The driver portion will appear in the line
regulation portion since it is so intimately connected to regulation.
3.3.3.3. P-COUNTER AND DRIVER. The operation of the P-counter and driver
is basically the same as that of the A-counter and amplifier. The difference
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between these two arises in the amount of current that is passed during the
pulse state. It was shown for the A-counter that the hold current was 14
milliamperes while the gate current was 21 milliamperes. In the P-counter
the minimum anode current is 13 milliamperes while the maximum possible gate
current is 12.2 milliamperes. The transistors are the same as those used in
the A-counter so that breakdown voltages still apply.
Figure 45 is the schematic of the P-counter.
Drive Condition. Equations where applicable will be carried over from the
designs of the A and B drivers.
VBe = 1.2(1) + (2.5mv/°C)(50) = 1.4 volts
V--D= 1.2(1) + (2.5mv/°C)(50) = 1.4 volts
V
ce
= 1.3(0.38) = 0.5
VAA= 1.4 + 0.5 + 1.4 + 1.4 = 4.7 volts
= +VBe + VDVA VD + Vce
vD = 0.8(0.5) - (2.5mv/°C)(75) = 0.2 volts
VBe = 0.8(0.5) - (2.5mv/°C)(75) = 0.2 volts
V
ce
= 0.9(0.11) = 0.1 volts
VA = 0.2 + 0.i + 0.2 + 0.2 = 0.7 volts
The following equations are carried over from the design of the B-
counter.
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I
e
VS - Vce
R
C
- VA +_B (Vs-Vpe-VA)
R
+R + CR
Re c _B e
I b =
V
ce
R +R
+ VA + (_)(VS-VBe-V A) - VS
e
RB(Re+R c)
+R
R c
e
Minimum and Maximum Hard Loop Pulse
I
e
_S- Vce
R
C
- V_AA + _ (Vs-VBe-VA)
R
e
R
C
+ Re + (_B) Re
using at 20 milliamperes
v =0
ce
Vb__.£e 0.8(0.9) - (2.5 mv/°C)(75) 0.53
m
VCe = 1.3(0.2) = 0.26
I
I
I
I
i
I
I
I
I
I
VBe = 1.2(1.1) + (2.5 mv/°C)(50) = 1.45
R = 61.9 ohms
e
R = 511 ohms
C
RB = 2.05 kilohms
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I
mI
e
511
12.5 - 0 - 0.8 + _-_-_ (12.5-0.8-0.8)
0.97(61.9 + 511 +-- 511
2.05K
x 61.9)
m
I
e66
= 24.3 milliamperes
D
R
VS - Vc---_ - _ + _ (Vs-VBe-V A)
-- RB --
e
m w
R +R
e c
R
+ (-£) h--
I
__e
ii.5 - 0.26 - 4.7 +
511
2050 (11.5-1.45-4.7)
5111.03(61.9 + 511 + _--_-z_x 61.9)
_UDU
I = 13 milliamperes
_&e
Maximum Possible Current into Gate (Collector T 2)
VS - (VD+VBe+Vce+VD)
IB3 RB
_B3 = 12.5 - (0.2+0.2+0.1+0.2)0.97(10 0)
IB3 = 12.2 milliamperes
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I B =
R +R
+ (e_e)(Vs-VBe-V A) -V S
R _
e
RB(Re+R e)
+R
_ e
e
I B =
.61.9+511
0.26 + 4.7 + t 6T_9 )(11.5-1.4504.7) - 11.5
+ 511}2050(61.9+511)1.03 61.9
I B = 2.14 milliamperes
R +R
e g
Vee + VA + (---ff-----)(Vs-VBe-VA)- q
e
RB(Re+R e)
+R
R e
e
_B _
,61.9+511
0 + 0.8 + t _y:_ )(12.5-0.53-0.13) - 12.5
+ 511}0.97 {2050(51.9+511)61.9
_B = 4.8 milliamperes
IB---_3 _B
V.n - (VD+VBeT3+Vce+VD)
IB 3 = 1.03(1000)
11.5 - (1.4+1.4+0.5+1.4)
IB3 = 6.6 milliamperes
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Since maximum load 60 milliamperes
therefore required _ = 9.1
therefore initial room temperature _ =
9.1
0.6 x 0.66 = 23
3.3.3.4. GATE CIRCUIT. Figure 48 is a partial schematic of the interconnec-
tion of the gate circuits to the counters. Since in the schematic the P-
counter has the largest amount of loading, it will be necessary to check
this circuit only.
A-COUNTER
DRIVER
STEP -A
21.5K
i t 21.5K
_',
B-COUNTER
DRIVER
P-COUNTER IDRIVER
265-61
R3
_- 23.9Kt.5K 13
R25
49.9K
,---,wv_o - 2.5V
v"3
B
IIOK _ /
)
f=4
Figure 48. Step Gate
.Step,A-Counter
250_a 25 microamperesib5 = 10 =
141
V1 = VS - (4VT+V D)
V-DD= 1.2(0.5) + (2.5mv/°C)(50°C) % 0.6 + O.125 = 0.725
VS = 5 x 0.96 = 4.8 volts VS = 5 x 1.04 = 5.2 volts
V 1 = 4.8 - (4×0.3+0.8) = 2.8 volts
vB e
i BIAS5 R (2.15xi03)(0.97)
= 48 microamperes
I
I
I
I
I
i 1 iBIAS 5 + " = 48 + 25 = 73 microamperes Im = lb 5
v__ _, I
-- = 24.6 kilohms
i l 73 x 10 -6
if use 21.5 kilohms, therefore R = 1.03(21.5K) = 22.2 kilohms
V"SS- (4Vce+VD+VBe)
1 =1 R
!
I
I
-:- 5.2 - (4xo. 1+0.15+0.15)
11 0.97(21.5K) = 216 microamperes
using a derated B = 12
216 |
i b - _-_ - 18 microamperes
V2 - VS - (VD+3Vce+VBe)
VBe = 1.2(0.7) + (2.5mv/°C)(50) = 0.8 + 0.12 = 0.92
use 0.95
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I
I vc-:
I v2 4._
V2
18 x i0-6
I
therefore actual
V2 2.2
ib _22 I'03(II0×I03)
= 0.23 x 1.2 = 0.276 use 0.28 volts
= 4.8 - (0.8+3(0.28)+0.95) = 2.2 volts
use 110 kilohms- 122 kilohms
_S- (Vce+VD+VBe)
lb = R
= 19.4 microamperes
"7"- 5.2 - (0.1+0.1+0.1)
lb = 0.97(110K) = 46 microamperes
iin = 3(ib+i 1) = 3(46x10 -6) + 216 x 10 -6 = 354 microamperes
Since the maximum base current is 46 microamperes the P-counter will have a
load of 92 microamperes maximum. Since this current is flowing into the
gate terminal of the counter we will check the new _ requirement. See Fig-
ure 49, the simplified schematic with new current values, and assume the
currents split as shown. The circuit _ would be required to be;
I
I
I
I
i,I
ANODE
472_A
IO0/u.A C
255 -62
Figure 49.
33Z/_A
GATE
¢ 92_A
494/_A
)
CATHODE
Basic Counter
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494 x 100 = 6.85
100 72
This is still much smaller than the available transistor _.
Step B-Counter. Refer back to Fiqure 48 and allow maximum i 1 equal i 3
therefore
R3 =
VSS- (2Vce+VD+VSe)
i
1
R3=
5.2 - (2x0.1+0.15+0.15)
216 x 10 -6
R3 = 21.8 kilohms use 23.7 kilohms therefore R = 23 kilohms
Check i 3 minimum
V3 = VS - (2Vce+VD)
V3 = 4.8 - (2x0.3+0.8) = 3.8
v3-r-_
3.8- 1
i 3 = =
m _ 1.03(23.7x103)
= 117 microamperes
_3 = _S - (VD+VT)
I
I
I
I
1
I
I
I
!
I
I
= 5.2 - (0.1+0.1) = 5 volts
.---- 5 + 2.5(1.04) 7.6
xR25 = (0.97)(49.9) = 48.----5 = 156.5 microamperes
-7==--- %7=-
1.1n = lb + iR25 + i3 = 46 + 156.5 + 216
.'7"-'-
1.in = 418.5 microamperes.
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3.3.3.5. CLEAR AND SET CIRCUITS. Figure 50 is a schematic showing the in-
terconnection of the clear circuits.
Q!
::-_ _:_r_
-2.5V
CLEAR
+5V
12.1K
+5V
t t2.1K
-t-5V
12.1K
TO A-COUNTER
(16- STAGES)
TO B-COUNTER
(32- STAGES)
TO P-COUNTER
( t2- STAGES )
R2 Q2
3.83K12
-2.5V
265°63
Figure 50.
R s
RB Q3 6.81K
_-.__
Set and Clear Circuits
SET TO A-COUNTER
D
(!6- STAGES)
SET TO B-COUNTER
(32-STAGES)
SET TO P-COUNTER
(t2-STAGES)
I
I
I
I
I
Clear Circuits. The clear signal must be able to clear the A-, B-, and P-
counters. First let us calculate the resistor value for R
C
leakage of 50 diodes = 500 microamperes
leakage of 3 transistors = _30 microamperes
530 microamperes
Allow the voltage on the hold-off resistor to go from +5 to +2.5
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therefore,
= 2.5 = 3.97 kilohms
0.63 x 10-3
when usinq a split load 3 × 3.97 kilohms = 11.8 kilohms use 12.1 kilohms
-- VCC +_E = (5+2.5)1.04__ 2 milliamperes
iBIAS = _ (_)(0.97)
and allow 1 milliampere to clear the counters
therefore,
i = 3 milliamperes and i b = 0.3 milliamperes
iBIAS =
VBE
(i0xi03)(0.97)
= 1.03 milliamperes
|
I
I
I
I
1
I
I
iI = iBIAS + ib I
= 1.03 + 0.3 = 1.4 milliamperes i
R1 =
(Vin+VE) - (VBE+Vce)
i
1
I
I
R--i"= 7.5 x 0.96 - (1+0.5) = 4.06 kilohms
1.4 x 10-3
use 3.83 kilohms I
+VE) - (VBe+V)(Vin ce I
"7"--
1 = I1 R1
.--- (7.5x1.04) - 0
11 3.83(0.97) x 103
= 2.1 milliamperes
I
I
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i
i Since the maximum load on the input will be twice this current, the maximum
loading on the input signal will be 4.2 milliamperes.
i Set Cir____c_its. The set circuits must be able to set the h-, B-, and P-
counters. Each counter has its own transistor buffer, as shown in Figure
i 50.
I Allow 0.5 milliampere to set a counter
VS - Ycounter 5(0.95) - 1.2
I. -_S = =± 0.5
R-SS= 7.2 kilohms use 6.81 kilohms
ib = 10
0.5 × 10 -3
= 50 microamperes
iBIAS = 1.O3 milliamperes
= 1.03 + 0.050 = 1.1 milliampere
+ - (V )
VS 1 VS 2 ce+VBe
-- _-- 7 2 - (1+0 5)
_B = = = " " = 5.2 kilohms1.1 "B 1.1
use 3.83 kilohms
"7"
1 ----
7.5 x 1.04
3.83 x 0.97 = 2.1 milliamperes
I
I
I
I
I
3i = 6.3 milliamperes
i2=
VSI + VS2 - (Vce+VBE)
m
R2
7.2 - (1.5)
1.03(3.83K) = 1.45 milliamperes
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6.3
Therefore _ required - 1.45 = 4.35
3.3.3.6. COLLECTOR AND BASE REGULATOR. This section shows the calculations
for the collector and base regulator circuits. The configurations of these
circuits are typical with the exception of pulsing the circuit on and off,
Figure 51 shows the interconnection of the circuits to the word line. Since
the current tolerance required of the regulator is tight compared to logic
+28V c _O.O_f
REC
t50
I_L o2
7
t50 L_
Q4
°_-
.__1
5.IV 5.1V
",.. "1=
11I!1oo
14 R2 QI ---]
J-L --" _0o.__ i '_
R, , ;':'0 t-
,_h
+12v +28V
REB
I13
-2_v o--.--_--iz1___2 o,a ---_
_ _ '_--°JL__._v
f_
+12V
i t
. i
+12V / +12V
30.tK_ 30.1K_. _
11...4
--25
R25
IK
®
R24
24
EMITTER
LINE
t0
i'_--I14
+12V
._ Op.f35V
30.1+i _
5.,,8
: 30.I+K_
9...|2 113...16
TO COLLECTOR OF A-SWITCH
/ Q22
Q30
RL
tOO
R B
I00
NOTE:
RESISTANCE IS iN OHMS
UNLESS OTHERWISE SHOWN
215-t4
Figure 51. Base and Collector Regulators
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circuits and since current is adjusted to the optimum operating point, the
initial tolerance of the components will not be included in this calculation.
The word drive current is changed inversely as a function of temperature by
the positive temperature coefficient resistors in the emitters of Q2, Q3,
Q4, and Q5 (Figure 51). The measured word drive current as a function of
temperature is approximately -0.15 percent.
-20°C 785 ma
+25°C 735 ma
+50°C 707 ma
To calculate the maximum loading on the input:
Vin - VBETI Vin
I4 = R2 + R-_"
assume VBe = 0
12
I4 = i0---'0= 120 milliamperes
To calculate the variation in 13 it will be assumed that the forward
impedance of the Zener diodes is zero. This assumption is valid because
the current I 1 is great enough to drive the Zener diode into a very low im-
pedance level.
Source Stiffness
I
I
i
I
I
Therefore
allow
VZZ= 10.4 volts
Vz = I0.0 volts
Vz - VBeT2
i2 - __
- REC
VBE = I.i volts
VBE = 0.9 volts
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130 × 180
REC - 310 - 75.5 ohms
Vz - VBe
__ -- 10.4 - 0.9
12 = REC - 75.5(0.99)
= 127 milliamperes
Vz - VBE
-- I0 - I.I
i2 - -- - 75.5(1.01)
-- REC
= 117 milliamperes
variation (10 milliamperes)
Now it is necessary to allow for a transistor hFE variation. If the transis-
tors are selected for a hFE of 150--250 at Ic = llO milliamperes and VCE out
of saturation (lO volts) the followin9 equations apply:
hFE = 150 x 0.7 = 105.0
hFE = 250 x 1.2 = 300
Therefore,
hFE- 1
104
hFE 105
- 0.990
m
_ hFE - 1 299
- = 0.996
-- 300
hFE
"2--"
13 = 4(0.996)(127) = 505 milliamperes
i 3 = 4(0.99)(117) = 465 milliamperes
Nominal i = 4853
Variation (40 milliamperes)
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I Current from 33 ohms Dampinq Resistor (RI2)
I _D = 1.3+ 0.i = 1.4 VD
I _-_CE = 0.9 + O.1 = 1.O VCe
I . VS - (3VD+2VcE)
iR = ___
iR =--
-- RI2
= i.i - 0.i = 1.0
= 0.6 - 0. i = 0.5
.'7"--
VSS- (3VD+2VCE)
IR = RI2
11.5 - (3Xl.4+2Xl)
iR = 33(1.01)
11.5 - 6.2
50.5
iR = 159 milliamperes
=-- 12.5 - (3+1) _
IR = 33(0.99)
12.5 - 4
49.5
iR 260 milliamperes
Nominal iR = 209 milliamperes
Variation = I00 milliamperes
Current Shunted by I00 ohms Damping Resistor (RL)
m
VDL = 1.4
! -
VCE = 1.0
! 151
VDL = 1.0
VCE = 0.5
-(2VDL+VcE )
iR = RL
2VDL + VCE
2+0.5
iR = =
-- _LL i01
__ 2V_DL + VCE 2.8 + 1
1R = RL = 99
Nominal iRL = 31.6 milliamperes
= -24.8 milliamperes
= -38.4 milliamperes
i
I
I
I
I
,I
Variation = 15.6 milliamperes
Base Requlator. The same assumptions as used for the collector requlator
will be carried over to the base requlator.
Source Stiffness
Vz - VBETI 2
i 2 = REB
I
I
I
I
allow i
- I_Z = 5.2 VBE = 1.1
Vz = 5.0 VBE = 0.9
_z v_ i
":--- --_ 5.2 - 0.9 _ 217
'12 = R_.o 20(0.99) i
A.., L.a m
Vz - VBE
i = -- - 5 - l.l = 193
12 -- 20(1.01)
-- REB
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Nominal = 205 milliamperes
Variation = 24 milliamperes
Now it is necessary again to allow for a transistor hFE variation. If the
transistor is selected for a hFE of 50--100 at Ic = 200 milliamperes and
VCE out of saturation (lO volts) the following equations apply.
hFE = 50 x 0.7 = 35
hFE = I00 x 1.2 = 120
hFE - 1
34
a .... 0.97
-- hFE 35
_ hFE - 1 119
- =--= 0.99
a __ 120
hFE
"----= (0.99)(217) = 215 milliamperes114
i14 = (0.97)(193) = 187 milliamperes
Nominal i14 = 201 milliamperes
I
I
I
I
!
Variation = 28 milliamperes
Current Shunted by I00 Ohms Base Damper (RB)
T22
23
VDL = 1.3 + 0.1 = 1.4
VCEL = 0.9 + 0.1 = 1.0
VBEL = 1.8 + 0.2 = 2.0
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VDL = i.I - 0.I = 1.0
VCE = 0.6 - 0.I = 0.5
VBE -- 1.4 - 0.15 = 1.25
T30
VCE= 0.3 + 0.i = 0.4 r_Vc= 0.I
VBE = 1.O + O.l = 1.1 VBE 0.8 - O.1 = 0.7
VDE = 1.05(1.2) = 1.3 VDE = 0.8(0.9) = 0.72
VE = VCE L + 2VDL + VBE L + VCE30 + VDE + iRlO
VCE L + 2VDL + VBE L + VCe30 + VDE
IR B RB
IR B
1+2.8+2+0.4+1.3 7.5
= 99 =b-q-
IRB = 76 milliamperes
0.5 + 2 + 1.25 + O.1 + 0.72 = 4.5____7
IRB = i01 i01
IRB = 45.2 milliamperes
Nominal = 60.6 milliamperes
Variation = 31.8 milliamperes
i
I
I
I
I
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I
I
I
I
I
!
Current for A Amplifier (I24)
.,q
VF - VBE30 - VG
R24
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Since this effect will be small assume VG is zero.
VF - VBE30
6.2 - 0.7 5.5
I24 = R24 = 562(0.99) 556
I24 = 9.9 milliamperes
VF - VBE30
3.85 - I.I 2.75
I2--A= R2---4 = 562(1.01) = 56---_
I24 = 4.85 milliamperes
Nominal = 7.5 milliamperes
Variation = 5 milliamperes
Current Drawn by Back Bias Resistor (R25)
VA = VCE L + 2VDL + VBE2
VH = 1.0 + 2.8 + 2.0 = 5.8 volts
VH = 0.5 + 2.0 + 1.25 = 3.75 volts
I
I
I
I
I
VH - V25
I25 - R25
5.8 + 2.5
I25 - O. 99K
3.75 + 2.5
I25 = 1.O1K
= 8.4 milliamperes
= 6.2 milliamperes
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Nominal = 7.3 milliamperes
Variation = 2.2 milliamperes
Total Current Variation
Ca) Collector Regulator
(b) 33-ohm damping resistor
(c) 100-ohm damper
(d) Base Regulator
(e) Base damper
(f) Amplifier current
(g) Back bias resistor
Nominal Variation % Variation
+
485 41 ±2.600
209 lO0 ±6.350
31.6 15.6 ±0.990
201 28 ±1.780
60.6 31.8 ±2.020
7.5 5.0 ±0.318
7.3 2.2 ±0.140
895 107 2 223.6 14.198
-107 lll.8
788 ma
percent variation = ±14.2 percent.
It is noticed that this variation is greater than the allowable varia-
tion of the schmoo plot (refer to Figure 60). When the schmoo plot is taken,
part of this 14.2-percent variation is included due to the fact that all
lines are not receiving the same currents. In the delivered memory the
variation between lines was noted to be approximately 5 percent. Another
factor that should be taken into account is that this worst-case calculation
summed all of the changes to give this number. It is most unlikely that
this many parameters will go to their worst-case values simultaneously. If
improvement in the current tolerance would be necessary, the greatest cor-
rection could be made in increasing the value of the damping resistors.
Another factor that was found to be better than the assumed calculated vari-
ation was the power supply distribution. The distribution used in the cal-
culation was 4 percent.
3.4. POWER SUPPLY
Three power supplies have been received and tested by UNIVAC in accord-
ance with the power supply specification, which comprises Appendix Vl. The
first supply was rejected and returned as a defective unit. The second sup-
ply was rejected and returned since it failed to meet the regulation and
input power requirements. The third supply met the specification between
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+lO°C and +50°C but stopped functioning below +lO°C. The test data is also
given in Appendix VI. The third power supply is mounted in the memory, and
provisions for operating the memory from external power supplies have been
provided for operation below +lO°C. Figures 52, 53, and 54 show energy and
power for various operating conditions of repetition rate and temperature.
+6O
+50
REQUIRED ENERGY OF MEMORY
EXCLUDING POWER SUPPLY
CONVERSION LOSSES TO:
REQUIRED ENERGY OF MEMORY
INCLUDING POWER SUPPLY
CONVERSION LOSSES TO:
'IREAD ENTIRE READ ENTIREMEMORY MEMORY
WRITE ENTIRE WRITE ENTIRE
MEMORY MEMORY
I
I
I
I
I
I
052
Figure 52.
I
0.36 0.40 044 0.48 0.52
ENERGY (JOULES)
Energy Versus Temperature to Read or
Write Entire Buffer Memory
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POWER (MILLIWATTS) 265--2
Figure 53. Power Consumption Versus Temperature for Buffer
Memory Measured at 100 Kilocycles Per Second
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SECTION 4
MEMORY PACKAGING AND CONSTRUCTION
4.1. CIRCUIT MODULES
Figures 55 through 59 are photographs showing various views of the
memory delivered to NASA Goddard Space Flight Center. The memory consists
of a total of 186 circuit modules. Many different construction techniques
were considered before selection of a final technique. The technique se-
lected depended on the ability of the module to satisfy the following re-
quirements:
1. Be able to contain all the components in the smallest practicable
volume.
2. Be able to be freely removed from and reinserted into the backboard.
3. Be repairable at component level before encapsulation.
4. Be rugged enough to withstand vigorous handling during engineering
development and testing of memory.
5. Be convertible to modules able to withstand the rigors of launching
into outer space.
The minimum volume requirement eliminated conventional mounting to
printed-wiring boards. The use of discrete components dictated the use of
cordwood construction. In a choice between vertically mounted components
and horizontally mounted components, horizontal mounting of components of-
feted an overall volume advantage in system packaging.
The requirement of freely inserting and removing the modules restricted
the design to a limited number of choices in commercially available hardware.
Available two-piece headers and intermatin 9 connectors added unnecessary
volume to the system and did not provide convertibility to a flight model
without significant engineering changes.
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265-45 
Figure 55. V i e w  Showing Aerospace Memory Package 
Figure 56. V i e w  Showing Timing and Control Circuitry 
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Figure 57. View Showing Bit-Sense Matrix and Sense Amplifiers 
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Figure 58. View Showing One Side of the 100,000-Bit 
Memory Plane 
163 
lThe final selection depended upon the use of a wire-formed male con- I
tact and a metal female sleeve. The sleeve was soldered into a multilayer
backboard to allow insertion and removal of the modules. The wire-formed R
male contacts were cast in place as an integral part of the header. The
female sleeve was later eliminated in favor of direct insertion into plated- i
through holes in the backboard.
Internal interconnection of components within the modules was accom- i
plished by soldering to redundant printed-wiring boards for low-usage modules
and by point-to-point welding for higher-usage modules. The ruggedness of i
both types of assemblies was adequately demonstrated during design and test- iing of the system. In order to make the modules more resistant to damage
caused by changes in temperature and humidity, they were coated with polyamide-
epoxy resin after final assembly. During temperature cycling tests several
intermittents developed in the backboard-to-circuit-module connections; these
were eliminated by soldering all the modules directly into the backboard.
4.2. MEMORY PLANE
The memory plane substrate was constructed of aluminum honeycomb with
copper facing on both sides. Spacers of lightweight epoxy were used in areas
where insulated feed-throuqhs were required.
The word-line solenoids were constructed of copper-clad glass-epoxy
laminate with embossed epoxy grooves for positioning of the plated wires.
Connections between the two memory planes on the surfaces of the substrate
were accomplished with buss wire jumpers. Plated-wire connections around
the edge of the plane were accomplished with etched copper-clad glass-epoxy
transition jumpers. The word-line diodes were surface-soldered to the word
lines and to the A-switch busses.
4.3. BACKBOARDS
The use of multilayered wiring was decided upon because of its compact-
no_. ......i,¢ _a_n*_h;_i*y_ _ to controll_u .... impedance interconnection, its ability
to function as a mechanical support for the modules, and its adaptability
for use in more condensed flight-model memories.
Several small multilayered backboards were used, and each of these back-
boards served a discrete functional part of the memory circuits. Use of small
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sections, rather than one large board, provided for ease in making changes
during design stages and for ease in fabrication involving the use of labora-
tory scale equipment. The multilayered boards are built up of copper-clad
glass-epoxy laminate bonded together with B-stage preimpregnated glass-
epoxy fabric.
The laminated thickness of all the sections is approximately 0.150 of
an inch. Holes 0.035 of an inch were drilled at all required hole locations.
Although solid carbide drills were used and care was exercised in selecting
the proper speed and feed in drilling, there was evidence of resin contami-
nation along the edges of the exposed copper on the internal layers. The
resin was removed and all holes thoroughly cleaned by immersing and agitat-
ing in concentrated sulfuric acid for 15 to 45 seconds. A water rinse and
a one-to-two minute dip in concentrated hydrofluoric acid were used to pre-
pare the holes for electroless plating. As can be seen in Figure 50 the
etching technique has not only cleaned away the unwanted epoxy drilling
smear but has also undercut the glass epoxy at the internal copper inter-
faces so that a greater area for plated connection to the circuit layers is
provided.
After electroless plating, the final electroplating is accomplished by
the use of a phrophosphate copperplating bath. Use of the pyrophosphate
bath has resulted in plated-through holes which meet the requirements of an
internal diameter variation of 0.0295 to 0.037 of an inch without the need
for extra reaming operations.
The multilayered backboard was designed to allow the use of Mylar art-
work and to allow for circuit drilling without the need for precision mach}ned
drill jigs. This was accomplished by using 75-mil pads on lO0-mil centers
and by allowing no interconnecting circuitry to pass between any two adja-
cent pads. In all cases crossovers in layout were made on layers where the
pad could be removed. This arrangement allowed for noncritical registration
between layers.
Registration of artwork was accomplished by printing a master drilling
pad pattern in register with a thin sheet of steel which had previously been
drilled with a two-hole drill plate. Each successive layer of artwork was
registered by alignment with the printed master drill pattern, by taping in
place, and by drilling through the holes in the drill plate.
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Chemica l ly  T r e a t e d  Before  F i n a l  P l a t i n g  
F i n i s h e d  Plated-Through Holes  
F i g u r e  59. Cross  S e c t i o n  of  Holes  
A d r i l l  p l a t e  was made f o r  each  m u l t i l a y e r e d  c i rcu i t  board  by p r i n t i n g  
and e t c h i n g  a p a t t e r n  on 1/16-inch copper -c lad  g l a s s  epoxy. Each p a t t e r n  
was d r i l l e d  by eye by u s i n g  t h e  e t ched-ou t  c e n t e r  of  t h e  pads a s  l o c a t i n g  
means. W i t h  a l i t t l e  e x t r a  c a r e  i n  d r i l l i n g  a t  t h i s  s t a g e  i t  was found t h a t  
s u f f i c i e n t  accuracy  would be o b t a i n e d  w i t h o u t  t h e  need f o r  m e t a l  d r i l l  j i g s .  
4 . 4 .  INTERCONNECJXONS 
Module i n t e r c o n n e c t i o n s  were accompl ished  by u s e  o f  m u l t i l a y e r e d  back- 
boa rds .  I n t e r c o n n e c t i o n s  between t h e  m u l t i l a y e r e d  backboards  and t h e  p l a t e d  
wires and i n t e r c o n n e c t i o n s  between t h e  A and B busses on t h e  p l a n e  and t h e  
m u l t i l a y e r e d  backboard were made w i t h  f l a t - e t c h e d  h a r n e s s e s .  
were a t t a c h e d  t o  t h e  m u l t i l a y e r  w i t h  a c o n n e c t o r  u s i n g  t h e  same c o n t a c t s  
used i n  t h e  c i r c u i t  modules. 
The harnesses 
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DDuring engineering design and testing several intermittent connections
and open connections developed in the interconnecting harnesses; as a result,
the harnesses were abandoned in favor of fine bi-filar wire soldered in place.
Interconnections between sections and connections to the power connector were
made with twisted pair wire.
4.5. CASEWORK
The memory plane was shielded with a gold flashed mu-metal shield coated
with epoxy for electrical insulation. The backboards and memory planes were
supported by an aluminum framework which was hinged to allow easy access to
all parts of the memory. The entire structure was housed in an aluminum box
measuring six inches by thirteen inches by twenty inches.
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SECTION 5
MEMORY SYSTEM TEST RESULTS
5.1. ACCEPTANCE TEST
The following tests were performed at room temperature (25°C), at an
elevated temperature (+50°C), and at a low temperature (-20°C). The total
power input to the memory operating at a lO0-kilocycle bit rate as a function
of temperature is contained in Table 6. The d-c to d-c power converter was
not temperature-cycled but was at room temperature throughout the test.
Table 6. Power Consumption for +28 Volt Input
Condition
lO0 Kilocycles
Continuous Write
100 Kilocycles
Continuous Read
Standby
_20Oc
(Watts)
O. 520
O. 420
O. 190
+25Oc
(Watts)
O. 544
0.436
0.189
+50oc
(Watts)
0.56
0.443
0.195
I
I
I
I
!
In addition to the power consumption test, the memory was operated over
the normal range of input voltage from +23 volts to +34 volts. The memory
was tested with the abnormal input condition of +40 volts with repetitive
one-millisecond transients of a peak amplitude of +70 volts. Although not
required, the memory operated normally during these abnormal power supply
conditions.
Various patterns of information were written into the memory at all
temperatures. It was demonstrated that the storage of information in the
memory was not affected by turning off the power and turning the power back
on during continuous reading of the stored information.
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It was demonstrated that the memory operated reliably at a bit rate in
excess of the specified lO0-kilocycle bits per second. Information errors
occurred when the interval between clock pulses was eight microseconds.
5.2. OPERATING MARGINS TEST
During these tests the d-c to d-c converter was disconnected, and sepa-
rate supplies were connected to the memory; as a result all the input volt-
ages to the circuits were able to be varied. The +28 volt supply can be
varied from +23.5 volts to +33.5 volts since it supplies a regulator and
was not varied for the following tests once it was established that the
regulator was functioning properly. The +12 volt, +5 volt, and -2.5 volt
supplies were varied to determine the operating margins of the memory. The
circuits were designed to operate with a ±2 percent variation in supply
voltage, which is provided by the d-c to d-c converter.
At room temperature (+25°C), the memory system functions with no errors
with a variation in supply voltages of ±10 percent. With a voltage varia-
tion exceeding ±10 percent several types of errors may occur. With high-
input voltages, the sense amplifier gain may be so high as to trigger on
noise, while at low-input voltage conditions, the sense amplifier may fail
to trigger an input that would normally trigger it.
At the extreme temperatures of +50°C and -20°C, the memory will operate
without errors with a variation in supply voltages of ±10 percent with a
normal information pattern (approximately one half of the 16-bit channels
being stored as l's and the other half being stored as O's.) With the worst-
case pattern (one bit different from the other 15-bit channels), the memory
will tolerate a ±5 percent variation in the supply voltages. Since the sys-
tem will operate with supply voltages of ±2 percent, a reasonable margin
exists. A plot showing the operating area of the plated-wire array as a
function of the drive currents is shown in Figure 60.
The worst-case pattern discussed above is not a function of the plated-
wire array but of the circuits. Crosstalk between the 16-bit channels exists
in the bit-sense matrix as well as in the wiring. This crosstalk limits the
allowable voltage variation when one bit is different from the other 15 bits
since the crosstalk to the one bit out of phase is maximum under these con-
ditions.
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Figure 60. Graph Showing Boundary of Operating
Region of Plated-Wire Memory Array at Which One or
Two Errors are Made for All Operating Temperatures
An intermittent error was observed while the memory was being heated
from room temperature. This error did not recur but during the interval be-
tween the hot test and the cold test, inspection revealed a fractured etched-
circuit conductor which was repaired before proceeding. This etched-circuit
wiring harness, which connects the memory plane to the bit-sense matrix has
since been replaced. In addition, the circuit modules have been soldered in
place to make a more reliable connection to the backboards.
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SECTION 6
CONCLUSIONS AND RECOMMENDATIONS
6.1. PRESENT AND POTENTIAL OPERATING CHARACTERISTICS
A reliable, low-power, thin-film spacecraft memory has been designed,
fabricated, and successfully operated over a temperature range of from -20°C
to +50°C. The memory utilizes plated wires for the storage element and con-
tains 98,304 bits which can be accessed bit serially at any bit rate up to
i00,000 bits per second. The memory has a maximum power dissipation of
0.560 watt.
Since 16 bits are written into or read out of the memory in parallel,
internally the memory proper is driven at a rate of 6.25 kilocycles when the
system is operating at I00 kilocycles. With a plated-wire switching time of
approximately i00 nanoseconds, it is obvious that the memory elements are
driven at an extremely low duty cycle. Furthermore, it is apparent that
the serial bit rate can be greatly increased with only a reorganization of
the system and an increase in power.
The circuitry is packaged in cordwood modules which are arranged to
facilitate testing and to provide test points necessary for complete perform-
ance evaluation. Using packaging techniques suitable for a flight model,
considerable reduction in size and weight can be achieved. Table 7 summarizes
projections based on the present achievements. The use of integrated circuits
would reduce the volume required to package the circuits, however, this prob-
ably would result in an increase in power at the present state-of-the-art.
In summary, the memory met or exceeded all specifications with the ex-
ception of the power supply which had been subcontracted to a vendor who was
not willing or able to fulfill his contract.
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APPENDIX I
Appendix I contains the memory logic diagrams.
I
I
I
I
I I-1
I
I
I
I
I-2
I
I
I
I
I
I' c_C,l
D.,
¢'a
C_
-,.=I
o
.,=.4
a_
c_
I
_-i
;2
I-3
1-4
I
I
I
I
I
I'
I
I
I
I
I
I
I
I
I
I
I
I§
o
8
I_I _
I_1 L_
| I_1._
o
ol
° -_l
I
_ L,Io
[*-o
t° i_
o
_ I I_1_
I ,,
I-5
m -
m m --
4"_f_ m I
;½ -_1
m
_= I_IN
_1_
z
o_11o _E oo_
l=
c0
or-I
i.--,
o
o
L_
._
o
E
o
I
I-6
I
I
I
I
I
I'
I
I
I
I
I
I
I
I
I
I
I
i ol_t
o
g
_l _
_,> cc
_L
"4-
T-7
_- o
o c_
o
t_
o_
t_
o
0
o
0
_d
!
I--I
or,,I
o8
Z
4" -- --
m
c.)
_.)
o
co
o_-_
o_-_
o
e_
o_-_
r*
+_
o
0
!
oP-I
I
I
I
I
I
'I
I
I
I
I
I
I
I
I
I
I-8
I
I
I
I
I
I'
I
I
I
I
I
I
I
I
I
I
co
r_
<.>
8
r_
_°
8
+ZZ
.q
o
E
°_=I
.a
D
e-,
4,
_4
I
I-9
maD
c_ c_
m
o
o
8
o
_P
o
+._
E
c_
o_
o
r_3
.p,i
c_
G_
o
I
I
I....4
cn
[.T.+
|
I
I
I
I
'I
I
I
I
I
I
I
I
I
I
I
1-10
I
I
I
I
I'
I
I
I
I
J
3
_D
o
_q
_J
c_
r_
co co
m
r--
I-ll
i
T_
0
r_.
cO
c_
{,,)
o
,._]
o_-_
e-,
I.w
(b
0
,G
I
°_,-_
e,i
I
"I ,-
o
, q
I____
+ _o_o
_g
-_ o_
o --
l'
- "l
¢xl
c_
°P-I
_2
e-
° _,,,I
e_
I
0P=l
I
I
I
I
I
'I
I
I
I
I
I
I
I
I
I
I
1-12
.,-4
o
.,=.4
o
.)
.-T
o
o
"o
_0
I
o_-_
1-13
_o__
I
I
I
I
1-14
I
I =.. ,, I,.I-II .......... I I_-
_ : _ _ _© _©_ _- _-_ _-
-_l _,. l=bll -_1_'- I_l_r-_ ---_-_ I I_
_ _ _ _. _E_. ' _'_
I i,0,,,_0_1.1_1_1___1o1_1o1_1_1_1o1.1_________1_1_1_____1_1_1_1_1_1_1_. _
_u_igl 1®1_,1=1o,:,olo1-1,',1o,1-1_1_1=1_0_ o,o,.-,--o©1_o,_1o,1-1_-_ _,,,1_1_,1©1_1:,1_1_,.-_ ®=_ o_ _1__1_
I 0_-,, ld_l_l_ololJololol_lJ_l......... Io_lJ_:l..... IolJololol_l__......... Io-I_
""'_°' I_111 III1 I-I-I-I_1 I--I-I_1 IIII I-I-I-_
I-l-l-l-'-' ..... I-I ........................ I-I-I-l-l-l-i-I-i-i-I- -i - -i- -i -
_LI.......kHi IIU-dJllIIIIll _oo IIIIIIIIIIo_ fill I I_91 o_ c_ c0o o0_o o0_ o o
i l I_I_.1_IIIIIIII _=_I IIIllllII._- fill
_I _.. l_Idl i ll_l_l°llIII II II II°I_I-IIIf lli lli l-l_l_-illl I _-
. I I I-IT I rI-Hfll III II II I_1"1=1_1I I I I I ! ! ! !:!F!'! ! ! I I ] :-'
• _ I ,,,, i,Fi+ _-_-_ :i-i-d-d,i+idd=id-+i-i=M-fi,i+idd-jd-+H=i_-H....... ,-_=-:_
I
_l I I I I I I I I I--I--I--I--I--I--]--I--I--f--I--I--I I--I--I--I--I--I--I--I--I--I--I--I--I I_1_1_1_1_1_i_ e_;e_l_le_l_I111.... IIII I-I -....... H-I-H-II-H-I-I-IHill .:# _igl _ _ : ==_ _ _. o_ o = o- -= oo_o_ _._.o0_ _ 0o_ o_ ,_ _ _i_ _ _ _
i ,_,^00,,,I_111 - ° "-_r'l:l°-I_l°l Id_lfl'-I°l_l°l°M:lsl°ldfl_ldol'-I-fl='l°l-l-fl_.lollfl"-I=l_"-_'flo-1-3HI_ _]31¥1d o m =rFill llll-llllIIIIIIIII-IIIIIllIIIIII-IIIIII I I
I 0:,.= [ololol..... IoolololoH_l°-kd-d°l°kd-d-°l-d-q-fl:l:k-i--I--I-I:l:h-l--I--I--H_l_d_l_l__-_ q _ _l-
_.l.,,.°.Hdl I[d¢ :I:H: Ill I I,I:H: I I I Io
_.,I._.,_I-I-I/ II I-I¢ ,l_b III , II I-I-I- II I I_
__ol ,.,, l__klI II. -Ip, . __I_ Ill !111_1_: II I I:
_'-t _'"_ I_P,II I I I_-"_ _i_ III I I_1_1_ II I _1_
_1,0,,,_1,1_1_1______1_1_1_,_______ _ _ . ____l_l_l_ ___1_. ____l_l____1_;1_
..L._._4..__'_ I 1_1_1__ oo _ _ _1_1_1___ _ _ o_ _ ,__ _ _ _i__ _, _ _1_1=__ _ _ _1__ ; _ _ _[_1=_ _ _1_!_1._
_'"_'"'_ r"F"l"F'_ ..... I®l'l ............. I® <®''l_l ...... I...... ["! ..... /'®
I ,, ,^oo_o,I;1_1-1....... io1-1o_............ ; o- o_lol...... io; .... i=.... I° °l-IIll Ill ! I I I
: i [ I' ' "
.ou.,so_ _ ..... !,..® _ o,_,__ _ ...... :® o,_o_____ o,,_= ..... _o___ ........ _o_,.,
b Illl _-o:_,_,_ol_l_ld,..,i,_,_: ..................... ................... I_®1®
0
oe-I
0
I
I-,I
_J
.el
fT.,
: 0, Jo-I IIIIIII o
_1_,_,_o_ ,qT-iq-H-i_l ....
..,_..-o_ _]_1_1_ _ _ _ _ _ = _ _
3_1_ a31¥1d I
_11150d II
'_'°_ illiil0, _..vxo -I-IN ..........
I:1
- _¼ -IIII _ ==ldl r l_l
.... i
.... , _H_H- "l_-_' _- _-_ i+k -_-'-_---i+-
.......... I---I_1-.... _1_1
...... Hdd............ idol........ ,o,=
1-15
::_-q
q
C
_,6
mz
o_-:IE
z e,-i_
g_
-I-I _k I° T-I-T T T T T T °_....,_,_ ...... _ -7g,- I,¢,,¢, d,,3 ,J,_,
1-16
o_
0
0
D
e_
0
0
o_
I
o_-I
c_
I
I
I
I
I
'I
I
I
I
!
I
I
I
I
I
f
I
II
I
I
I
I'
I
I
I
I
I
I
APPENDIX II
Appendix II contains schematic diagrams and parts lists of the modules
used in the memory.
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Figure II-l. A-Switch Driver
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Figure II-3. Gate In/Out Circuits and Information Register
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Figure II-lO. Bit-Driver Pulse
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Figure II-14. B-Switch and Counter
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Figure II-16. Read Amplifier
BPS
BPS
I
I
I
I
I
I
I
I
I
[
I
II-lO
II v
c_.OluF
I IIOuh
- AT-_ - -
'
-2.5V __"
RI ( D3
IK R2_ _.. R5
I FROM !! 124K: D2 2.6lKSENSE _ : M %/_ SAOnAMPLIFIER r'q
IO00pF 91
C2 R3
820pF
/I
NOTE: hJ
RESISTANCE IS IN OHMS DI R4 31-238-117B
UNLESS OTHERWISE SHOWN
200
i ALL DIODES TYPE IN3207
Figure II-17. Blocking Oscillator
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Figure II-18. Information Ring Counter
II-ll
MDO
MCL
PCP _--
FROM PREVIOUS STAGE',-_
TO FIRST STAGE ONLY
CPC
TO STAGES 2 THRU 12
D4
"'(
Q2
2N2838
h,J
P"I
D2 I21K
-2.5V
NOTE:
ALL DIODES TYPE IN3207
-FI2V
220pF
TO NEXT
• I K / _ STAGE
--'- PCO
Q3
R4 2N2838 D6
IK
2N2501
T-9
R2 O7 -'_
D3 150,0,
BPS BPS
31-238-119
Figure II-19. Bit-Position Counter and Drive Circuit
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Figure II-23. B-Counter Gate
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Figure II-24. Position-Counter Driver
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Figure II-29. Bit-Position-Counter Gate
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APPENDIX III
The layout of the memory plane and of the multilaminate backboards are
contained in this appendix.
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APPENDIX IV
A brief statement concerning the reliability of plated-wire memories
built to date is contained in this appendix.
RELIABILITY HISTORY OF MEMORY SYSTEM AND MEMORY PLANE
During final testing of the breadboard memory model, the breadboard was
operated continuously for 480 hours with the memory plane at +70°C to +75°C.
The only errors that were made during this period were associated with the
laboratory starting time and stopping time. These errors were caused by
large transients in the power mains. No attempt was made to eliminate these
errors because the very temporary nature of the model wiring and the use of
unregulated laboratory power supplies would not have permitted significant
information to be obtained.
An experimental plated-wire memory plane containing 32 words of ten
bits each was tested after accelerated aging. It was stored for 1675 hours
at +90°C and 95 percent relative humidity. The glass-epoxy etched-circuit
laminates were noticeably discolored, and the blue polyurethane insulation
started to lose its luster. All the bits in the plane were still in good
operating condition. The prevision of the measurements and the lack of exact
repeatability of the drive current waveforms make it impossible to say that
there were no changes. If there were any changes, no trend was discernible,
and the changes were less than the combined accuracy and repeatability of
the measurement, about 15 percent. For a detailed discussion of reliability
history of resistors and capacitors, refer to monthly report No. 9.
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APPENDIX V
PLATED-WIRE SPECIFICATION PW-4A
Scope: This specification is for plated wire that will be used in planes
for the Goddard Memory.
Mechanical: The wire shall be supplied in lengths of 18 inches ±1/2 inch.
The wire shall be free of kinks and bends and nominally five
mils in diameter. The d-c resistance of the wire shall be 1.5
_/foot ±5 percent.
Electrical: The following program shall be applied to the wire.
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HISTORY WRITE I NDRO BIT
ADJACENT DISTURB
BIT
DISTURB
(On next half cycle, pattern repeats with opposite polarity of bit
current.)
V-1
The detailed character of the pulses shall be:
a. History phase
Twenty pulses of word current suitably overlapped with bipolar bit
pulse will be used.
WORD IO%j
CURRENT
BIT
CURRENT
4o I-L 700 ..1_140 I
,o°_o,_ I
_1 __o%
550 7
i f,o,_o ,oo_o_I I i
,_/' '_jI,
,OO/o 1_°/oI
,°_\1
,ool I_Jo
I _,,oyo
TIME _ IN NANOSECONDS
720 MA '_
800 MA
1
34 MA
35 MAm
' I
1qO°/° 35 MA
,O°/o,I
Isol-_ 25o----d5ol 265-48
In addition to the history phase on the central word strap, a his-
tory phase is applied to the two immediately adjacent straps. For the strap
ultimately to be exercised by the ABD current, the bit polarity was such as
to store the opposite information as stored under the control word strap dur-
ing the history phase in the other adjacent strap; in the other adjacent
strap the bit polarity is such as to store the same information as stored
under the central word strap during the history phase.
b. Write phase
Only one word pulse and overlapped bipolar bit writing current shall
be used.
V-2
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I' J 720 MAl co_WO:_ 1
m /jBITCURRENT \ t
m Iis.41
NOTE:
*The asterisked values will be used in initial testing
due to equipment limitation.
Nonasterisked values will be used when more versatile
equipment is available.
m c. Adjacent bit disturb
One word pulse will be applied with
!
CURRENT
suitably overlapping bit pulses.
l
800 MA
d. NDRO phase
Two hundred word current pulses of the following nature will be
I applied.
, _/
I
800 MA
1
265-51
I
I V-3
e. Bit disturb I
Fourty bipolar bit disturbs will be applied.
265-52 / ._
NOTE:
*The asterisked values will be used in initial H
testing due to equipment limitation.
Nonasterisked values will be used when more
versatile equipment is available.
Under this regime of pulses, the read output due to the first word I
current pulse in the history phase shall be seven millivolts for a neqative I
output and three millivolts for a positive output with the following arranqe-
merit of word strap and wire. I
'_ |
!
!
_llv -. ,.5_°3 |
d
Additional Requirements: The read output shai1 not change more than one
milIivolt when the wire is subjected to a tensile
force of 20 grams or an angular twist of 22.5 o
(clockwise or counterclockwise) applied either
separately or together. This will be on a
sampling basis.
The bit disturb pulse shall be made unipolar in
the bit distrub slot and increased so that it di-
minishes the read output 25 percent. The value of
Y-4
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bit current at which this occurs will be greater
than ±50 milliamperes. The test will be repeated
for both polarities of the disturbing bit current.
In performing this test, a multiple write opera-
tion is used with a unipolar bit pulse to allow
for observation of a sharper threshold. This test
is performed on a sampling basis. The NDR0 pulses
are also increased (on a sample basis) until the
read output decreases 25 percent. The minimum
current at which this decrease obtains shall be
820 milliamperes for the positive output pulse and
q20 milliamperes for the negative output pulse.
All tests shall be conducted using a 35-mil wrap-
around everywhere-equidistant word-strap overlay
with a 50-mil center-to-center spacing. The dis-
tance between the two halves of the word strap
shall be ten mils.
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APPENDIX VI
The power supply specification and test data are given in Appendix VI.
I
I
I
I
I VI-I
Aerospace DC to DC Converter - Requirements
1. Normal Input +28 VDC. +5.5V
o
Maximum input power for +28V
input is 300 milliwatts for
all load and ambient tempera-
ture variations.
Abnormal Input +40V continuous
+70V for lO millisecond transient
Output voltages must not exceed 125% of nominal voltages for all
abnormal input conditions.
No damage will be caused by abnormal input.
The negative connection for the 28V input may be the common output
terminal.
3. Output Voltages, Currents: The listed nominal voltages must be ob-
tained within ±1% at 25oc; 28V input;
maximum stated current in the three
loads.
+12V.DC 7 ma. max. 3.5 ma. min.
+5V.DC 15 ma. max. 7.5 ma. min.
-2.5V.BC 2 ma. max. 0.9 ma. min.
No damage will be caused by accidental short circuit or open circuit
of the load.
The three output voltages may have one common terminal.
4. Regulation and Stability:
,
5.
The output voltages specified should be
maintained within ±2% for all combina-
tions of stability, static variation of
normal input voltage, static variation
of specified output currents and slowly
changing temperature. Regulation shall
be accomplished by the "Pulse Width"
technique. The intent of this require-
ment is to make conversion losses as in-
dependent of normal input variations as
is possible.
Ripple: Less then ±2.5 mv for normal input.
Environmental Conditions:
Ambient Temperature
Relative Humidity
Altitude
-20°C to +50°C
100% max.
Sea level to deep space vacuum.
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VI-2
Important Design Objectives:
7. Minimum conversion
ditions and any load in specified range.
8. Physical Size: Three cubic inches or less.
be 0.8 inch or less.
9. Weight: Four ounces or less - may go over.
10. Vibration:
losses, 65 milliwatts, for all normal input con-
One dimension should
Fifteen "g" peak sine wave vibration over a frequency
range of 5 cps to 3 kcs.
} Table VI-1. Power Supply Data for Interelectronics Supply,Serial No. 236671
+12 VOLT OUTPUT +5 VOLT OUTPUT -2.5 VOLT OUTPUT
LOADS
-20Oc +25Oc +50oc -20°C +25oc +5OOC -20oc +25oc +50oc
FULL LOAD:
11.99 5.000 -2.480
+12V 11.98 4.993 -2.481
1.715K 12.00 5.014 -2.480
+5V
33&2 12.28 2.505 -0.657
-2.5V 12.29 2.449 -0.575
1.250K 12.27 2.355 -0.560
11.83 4.92 -2.37
11.82 4.92 -2.37
11.85 4.92 -2.38
HALF LOAD:
11.99 5.075 -2.490
+12V 11.98 5.075 -2.490
3.430K 12.01 5.075 -2.490
+5V
66_2
12.26 +3.803 -1.880
-2.5V 12.29 3.753 -1.820
2.780K 12.28 3.481 -1.636
11.83 4.97 -2.38
11.81 4.95 -2.38
11.88 4.95 -2.36
INPUT VOLTAGE (V)
AND INPUT
CURRENT (MA)
+25oc
28.00V @ 9.8 ma
23.50V @ 11.6 ma
33.50V @ 8.6 ma
-20oc
28.00V @ 6.5 raa
33.50V @ 5.8 ma
23.50V @ 7.2 ma
+50oc
20.00V @ 9.5 ma
23.50V @ 11.7 ma
33.50V @ 7.8/9.0
+25oc
28.00V @ 5.6 ma
23.50V @ 6.4 ma
33.50V @ 5.2 ma
-20oc
28.00V @ 4.8 ma
33.50V @ 4,4 ma
23.50V @ 4.9 ma
+50oc
28.00V @ 5.7 ma
23.50V @ 6.2 ma
33.50V @ 5.2 ma
RIPPLE MEASUHED
WITH +24V INPUT
AND FULL LOAD ON
OUTPUT
I
+12 VOLT +5 VOLT [ -2.5 VOLT
15 millivolts 6 millivolts Stable
p-p p-p
200 cycles 2 kilocycles
VI-3
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APPENDIX VII
This appendix contains photographs of oscilloscope waveforms of various
signals in the memory unit. These photographs are presented as an aid to
understanding the operation of the system and as an aid for troubleshooting
malfunctions. All positive signals are upward except where noted.
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a, Writing a "Zero"
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c. Reading
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b. Writing a "One"
t
lRECORDED AT:O.2/J.SEC/DIV. (HORIZONTAL ]
UPPER TRACE
500 MA/DIV. - WORD CURRENT (VERTICAL)
LOWER TRACE I
50 MA/DIV. - BIT CURRENT (VERTICAL)
Figure VII-I. Word Current in Selected Word Line (Upper Trace)
and Bit Current in Plated Wire (Lower Trace)
I
I
I
\r!-
o. Readout of Stored "One" b. Readout of Stored "Zero"
lilt
1111
READOUT SIGNAL RECORDED AT:
O.2_SEC / DIV. (HORIZONTAL)
O.:_ VOLTS/DIV. (VERTICAL)
Figure VII-2. Collector of First Stage of Sense Amplifier During Readout of
Plated Wire (Upper Trace) and Word Current (Lower Trace)
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a. Read b. Write
RECORDED AT:
O.|_J,SEC/DIV. (HORIZONTAL)
5VOLTS/DIV. (VERTICAL)
Figure VTI-3. Output of A-Switch
I, | ,,,,ll,ll 111
1,11,i,,,,i,i,ii111_ I111"1""
/
a. Write
I
1 II Illl Illi IIII IIIJ:11 ........
b. Read
RECORDED AT:
t.O/J.SEC/DIV. (HORIZONTAL)
5 VOLTS/DIV, (VERTICAL)
Figure VII-4. Output of B-Switch
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RECORDED AT:
2.O/J.SEC/DIV. (HORIZONTAL)
2 VOLTS/DIV. (VERTICAL)
Figure VII-5. Output of Blocking
Oscillator for Stored "One"
illA
I I _1 211 I I II I I I I I--
" ....._/v.....:
I I'1 "
I I I I
,,,, ,,,, IIII i
RECORDED AT:
t.O/J.SEC/DIV. (HORIZONTAL)
t VOLT/DIV. (VERTICAL)
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Figure VII-6. Collector of First
Stage of Sense Amplifier Showing
Overload Due to Bit Transient
VII-3
iiii
i,ii | ,I _ v,ls llWl ,i,I ,fll III!
O.
RECORDED AT:
5_SEC / DIV. (HORIZONTAL)
5VOLTS/DIV. (VERTICAL)
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Figure VII-7. Step Pulse Which Causes Action (a.)
Steppin 9 Action of P-, B-, or A-Counter (b.)
and
I I l I I I I I I i l l I ) I II "1 I I I I i I kl_ IL ........
.....................]_,,,,/ ............
RECORDED AT:
5#SEC / DIV. (HORIZONTAL)
t VOLTS/DIV. (VERTICAL)
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Figure VII-8. Common Anode Line of P-, B-, or
A-Counter Showin 9 Power Pulse Which Places Counter
in High Conduction State Followed by the Dropping
of the Potential of the Common Anode Due to
Step Pulse
VII-4
I'1
O.
A
_.|v
b.
O. SHOWS NOISE DUE TO THE MATRIX AND
B-SWITCH TURNING ON FOLLOWED BY
PLATED WIRE OUTPUTS WHICH ARE
FOLLOWED BY NOISE DUE TO MATRIX
TURNING OFF.
b. SHOWS FIRST HALF OF WAVEFORM O.
EXPANDED.
C. SHOWS SECOND HALF OF WAVEFORM O.
EXPANDED.
WAVEFORM O. RECORDED AT:
1.0/zSEC/DIV. (HORIZONTAL)
0.2 VOLTS/DIV. (VERTICAL)
WAVEFORMS b.a c. RECORDED AT:
0.5 _SEC / DIV. (HORIZONTAL)
0.2 VOLTS/DIV. (VERTICAL)
Collector of TRI of Sense Amplifier with the Output
512 Word Locations on Each of 12 Plated Wires Superimposed
l
l
l
RECORDED AT:
I00 nSEC/DIV. (HORIZONTAL)
0.2 VOLTS/DIV. (VERTICAL)
Figure VII-IO. Collector of TR1 of
Sense Amplifier Showing Plated-Wire
Outputs of 1/16 of Entire Memory, or
6144 Bits, Superimposed
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APPENDIX VIII
This appendix contains specifications applicable to the transistors,
diodes, resistors, capacitors, and transformers used in the memory. Also
presented are the end-of-life factors used for circuit design component
derating.
TRANSISTORS
Minimum Maximum
2N2501
NPN
Motorola*
VBE @ Ib = 20 _a, Ic = 200 _a
VCE @ Ib = 20 _a, Ic = 200 _a
VBE @ Ib = I0 ma, Ic I00 ma
VCE @ Ib = I0 ma, Ic i00 ma
HFE @ Ic = I00 ma, VCE = 0.4 v
HFE @ Ic = 600 Sa, VCE = 0.3 v
IEBO @ VEB 0 = +7 volts, lO0OC
ICE R @ VC = 12 volts, RBE = lO0 k_, lO0°C
3O
3O
0.7 v
0.25 v
1.05 v
0.35 v
2N2894
PNP
Fairchild
VBE @ I b = 1 ma, I c = 10 ma
VCE @ I b = 1 ma, I c = 10 ma
VBE @ I b = 6 ma, I c = 60 ma
VCE @ I b = 6 ma, I c = 60 ma
HFE @ I b = 50 _a, VCE = 0.3 v
HFE @ I b = 1 ma, VCE = 0.15 v
HFE @ I b = 6 ma, VCE = 0.45 v
ICE R @ VC = 10 volts, RB = 100 k_, IO0°C
30
2O
2O
0.9V
O.lv
0.14 V
0.21 V
0.i _a
*Manufacturer
VIII-I
2N2838
PNP
Fairchild*
= = 150 maVBE @ I b 15 ma, I c
VCE @ I b = 15 ma, Ic = 150 ma
VBE @ I b = 20 _a, I c = 200 _a
= = 200 _aVCE _ I b 20 t_a, I c
= 150 ma, = 0.4 vHFE @ Ic VCE
= 200 _a, = 0.3 vHFE @ Ic VCE
ICER @ VCE -- 12 volts, RB = IOO kf2, iOOOC
IEBO @ VEB O = 5 volts, IO0°C
2N918 (Amplifier Gate Transistor)
NPN
HFE __ Ic = 30 ma, VCE = 1.0 v
._ = 10 voltsFairchild* iebo _ Vc b
= 10 voltsCob _ Vcb
Vcb _ I b = 1 ma, I E = 0
VOE _ I b = 1 ma, I E = 0
r s _ I b = 1 ma, I E = 0
T s ,_ I b = 1 ma, Ib2 = 5 ma
2N918 (Blocking Oscillator)
NPN
tlFE :__ Ic = 13 _a, VCE = 5 v
Fairchi 1d ::"
= 10 ma, = 0 25 vltFE ,,2Ic VCE "
I
cbo
YEb
VEb
HFE
Vcb = 10 volts
ij i E = 12 _a, Vcb = 5 v
_,_ I E = 10 ma, Vcb = 0
@ f = 100 mc, I = 4 ma, VCE = 10 vC
hib :_ Ic = 13 _a, VCE = 5 v, f = 350 kc
Cob _ I E = O, Vcb = 10 v
* Manufacturer
VIII-2
Minimum Maximum
I.I V
0.3v
0.6v
0.2 v
3O
3O
1.0 _a
3.0 _a
20
10 na
1.7 pf
0.70 v 0.79 v
2 mv
50
30 ns
4 9
20
10 ma
0.57 v 0.61 v
70 v 81 v
6
2 k_
2 pf
|
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2N995 or 2N3012
PNP
Fairchild*
2N2477
NPN
RCA*
2N709A
NPN
Sylvania*
DIODES
1N3207
Microsemi-
conductor*
MC456
Microsemi-
conductor*
*Manufacturer
= 25 ma, = 0.25 vHFE @ Ic VCE
Vbe @ Ib = 2 ma, Ic = 0
VCE @ Ic = 25 ma, Ib = 2 ma
VOE @ Ib = 2 ma, IE = 0
r @ Ib = 2 ma, IE = 0S
HFE @ Ic = 860 ma, VCE = I.I
VCE @ Ic = 860 ma, Ib = ii0 ma
Vbe @ Ic = 860 ma, Ib = Ii0 ma
Icb ° @ Vcb ° = 2 v, IO0°C
HFE @ Ic = I00 _a, VCE = 2 v
VbE @ Ic = I00 _a, VCE = 2 v
Cob @ f = 1 mc, Vcb = 0.2 v, I E = I00 _a
HFE @ f = 20 mc, VCE = 2 v, I C = 100 _a
hib @ Ic = 100 _a, Vcb = 2.5 v, f = 50 k
i. Word line diode
Vf @ 800 ma plateau
I @ V = 24 v @ lO0°C
r r
2. Logic diode
Vf @ 1 ma
I @ V = 24 v@ lO0°C
r r
Vf @ 0.5 _a
Vf @ 45 _a
VIII-3
Minimum Maximum
25
0.77 v 0.91 v
0.2 v
2.5 mv
25
16
0.7 v 0.9 v
1.2 v 1.6 v
0.5 I_a
25 85
0.58 v 0.65 v
3 pf
4
250
i.I v 1.3v
3 _a
0.60 v
3 _a
0.35 v
0.56 v
RESISTORS AND CAPACITORS
Resistors
Manufacturer Type Tolerance
Daven DA4B ± 1%
Electra MF4CT2 ± 1%
ACI CE 1/4 ± 1%
T.I. TM 1/8 ±10%
Temp. Coeff. Wattage
+360 ppm/±°C 1/4
±50 ppm/±°C 1/10
±lO0 ppm/±°C 1/4
+0.7%/oc 1/8
Capacitors
Manufacturer Type Tolerance
Corning CYFM-IO ±5%
Vitramon VK 20 -10 or 20%
VK 30 -10 or 20%
Components, Series T +20 or 40%
Inc.
Sprague 150D ±10%
Obtainable Capacitance
1 to 300 pf
10 to 1000 pf
1200 to 10,000 pf
0.22 to 4.0 mf
0.22 to 6.8 _f,
case size A 6 volts
TRANSFORMERS
AT1 Core Material - Indiana General T1
Core Size - CF-IO1
Wire Size - No. 38 Bifilar
7 t
t5 15
TURNS TURNS
9 3
VIII-4
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AT2
AT3
Core Material - Indiana General T1
Core Size - CF-IOI
Wire Size - No. 38 Bifilar
_7 I
PRI. t5 t5
TURNS TURNS
9 3
SEC.
Core Material - Indiana General T1
Core Size - Both cores CF-I02
Wire Size - As shown
4 NO. 40
,o RIIco_:_o.
4 |1 NO.4O
I| SINGLE
,o IIC_DUCTOR
I TURNS 2t
AT4
9 S
IIIIBIFILARTURNS ..4BIFILAR
TURNS
40 7
Core Material - Indiana General T1
Core Size - CF-IOI
Wire Size - No. 40 Bifilar
NO. 40
SINGLE
CONDUCTOR
40 TURNS
I
I
I
I
I
AT5 and AT6
7 2
- -35. tll_ i
" iIIl"TURNS TURNS
_0 5
Not Used
VIII-5
SEC.
AT7
AT8
AT9
AT i0
Core Material - Indiana General T1
Core Size - CF-IO1
Wire Size - No. 38 single conductor
.7 3
PRI. 50 50 SEC.
TURNS TURNS
m
5 t
Not Used
Core Material - Indiana General T1
Core Size - CF-IO1
Wire Size - No. 40 Bifilar
5 8
SEC.
Winding consists of 3 feet 9 inches
of No. 40 Bifilar, minimum induc-
tance, 3.8-millihenry winding
wound in three layers.
Core Material - Indiana General T1
Core Size - CF-I02
Wire Size - No. 38 Bifilar
PRI.
3
[ -.I 24TURNS _
5
24
TURNS
--I
24
TURNS
t0
SEC.
VIII-6
I
I
I
I
I
'I
I
I
I
I
I
I
I
I
I
I
I
II
I
i
I
I'
AT11 Core Material - Indiana General T1
Core Size - CF-I02
Wire Size - No. 38 Bifilar
PRI.
_10
!,°lTURNS
i -It0TURNS
0 i
I -t 0TURNS
_1
- t0TURNS
5
SEC.
END-OF-LIFE (E.O.L.) FACTORS FOR CIRCUIT DESIGN COMPONENT DERATING
I
I
I
!
I
I
The initial component specification is multiplied by the appropriate
E.O.L. factor to give the E.0.L. value of the parameter in question. For
example:
Transistor beta specification
HFE @ I c = 10 ma, Vce = 2 v 30 min
End of life HFE = 30 x 0.4 = 12
End of life V = 0.2 v x 1.3 v = 0.26 v
ce
Therefore, the circuit using this transistor must work with a transistor
whose beta is a maximum of 12 and whose V is a minimum of 0.26 volt.
ce
I
I
I
I
I VIII-7
